Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

TLE7258SJ Datasheet(PDF) 21 Page - Infineon Technologies AG

Part # TLE7258SJ
Description  LIN Transceiver
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

TLE7258SJ Datasheet(HTML) 21 Page - Infineon Technologies AG

Back Button TLE7258SJ Datasheet HTML 17Page - Infineon Technologies AG TLE7258SJ Datasheet HTML 18Page - Infineon Technologies AG TLE7258SJ Datasheet HTML 19Page - Infineon Technologies AG TLE7258SJ Datasheet HTML 20Page - Infineon Technologies AG TLE7258SJ Datasheet HTML 21Page - Infineon Technologies AG TLE7258SJ Datasheet HTML 22Page - Infineon Technologies AG TLE7258SJ Datasheet HTML 23Page - Infineon Technologies AG TLE7258SJ Datasheet HTML 24Page - Infineon Technologies AG TLE7258SJ Datasheet HTML 25Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 31 page
background image
TLE7258
Electrical Characteristics
Data Sheet
21
Rev. 1.1, 2015-08-20
Bus dominant output voltage
maximum load
V
BUS,do
1.4
2.0
V
V
V
TxD = 0 V; RL = 500 Ω;
V
S =7 V;
V
S =18 V;
4.8.9
Dynamic Transceiver Characteristics
Propagation delay:
LIN bus dominant to RxD “low”
LIN bus recessive to RxD “high”
t
rx_pdft
t
rx_pdr
1
1
3.5
3.5
6
6
μs
μs
LIN Spec 2.2A (Par. 31)
R
RxD = 2.4 kΩ; CRxD = 20 pF
4.9.1
Receiver delay symmetry
t
rx_sym
-2
2
μs
LIN Spec 2.2A (Par. 32)
t
rx_sym = trx_pdf - trx_pdr;
R
RxD = 2.4 kΩ; CRxD = 20 pF
4.9.2
Dominant time for bus wake-up
t
WK,bus
30
150
μs
4.9.3
Delay time for mode change
t
MODE
––50
μs
4)
4.9.4
TxD time-out
t
TxD
8
1828ms
4.9.5
TxD recessive time to release
transmitter
t
to,rec
––10
μs
1)
4.9.6
Duty cycle D1
(for worst case at 20 kBit/s)
D1
0.396 –
Duty cycle 1 5)
TH
Rec(max) = 0.744 × VS;
TH
Dom(max) =0.581 × VS;
V
S = 7.0 … 18 V; tbit = 50 μs;
D1 = t
bus_rec(min) / 2 × tbit;
LIN Spec 2.2A (Par. 27)
4.9.7
Duty cycle D1
for
V
S supply 5.5 V to 7.0 V
(for worst case at 20 kBit/s)
D1
0.396 –
Duty cycle 1 5)
TH
Rec(max) = 0.760 × VS;
TH
Dom(max) = 0.593 × VS;
5.5 V <
V
S <7.0 V;
t
bit = 50 μs;
D1 = t
bus_rec(min) / 2 × tbit
4.9.8
Duty cycle D2
(for worst case at 20 kBit/s)
D2
0.581
Duty cycle 2 5)
TH
Rec(min)= 0.422 × VS;
TH
Dom(min)= 0.284 × VS;
V
S = 7.6 … 18 V; tbit = 50 μs;
D2 = t
bus_rec(max) / 2 × tbit;
LIN Spec 2.2A (Par. 28)
4.9.9
Duty cycle D2
for
V
S supply 6.1 V to 7.6 V
(for worst case at 20 kBit/s)
D2
0.581
Duty cycle 2 5)
TH
Rec(min)= 0.410 × VS;
TH
Dom(min)= 0.275 × VS;
6.1 V <
V
S <7.6 V;
t
bit = 50 μs;
D2 = t
bus_rec(max) / 2 × tbit
4.9.10
Table 6
Electrical Characteristics (cont’d)
5.5 V <
V
S <18V; RL = 500 Ω; -40°C < Tj <150°C;
all voltages with respect to ground; positive current flowing into pin; unless otherwise specified.
Parameter
Symbol
Values
Unit Note / Test Condition
Num
ber
Min.
Typ.
Max.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com