STM32WL55JC datasheet(48/145 Pages) STMICROELECTRONICS

48 / 145 page

Functional overview

STM32WL55/54xx

48/145

DS13293 Rev 1

3.32

Serial peripheral interface (SPI)/integrated-interchip sound

interface (I2S)

The SPI/I2S interface can be used to communicate with external devices using the SPI

protocol or the I2S audio protocol. SPI or I2S mode is selectable by software. SPI Motorola®

mode is selected by default after a device reset.

The SPI protocol supports half-duplex, full-duplex and simplex synchronous, serial

communication with external devices. The SPI interface can be configured as master and, in

this case, it provides the communication clock (SCK) to the external slave device. The SPI

interface can also operate in multimaster configuration.

The I2S protocol is also a synchronous serial communication interface. It can operate in

slave or master mode with half-duplex communication. It can address four different audio

standards including the Philips I2S standard, the MSB- and LSB-justified standards and the

PCM standard.

3.33

Development support

Serial-wire JTAG debug port (SWJ-DP)

The Arm SWJ-DP interface is embedded, and is a combined JTAG and serial-wire debug

port, that enables either a serial-wire debug or a JTAG probe to be connected to the target.

The debug is performed using only two pins instead of the five required by the JTAG (JTAG

pins can then be reused as GPIOs with alternate function). The JTAG TMS and TCK pins

are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin

is used to switch between JTAG-DP and SW-DP.

Driver enable

USART data length

7, 8 and 9 bits

Tx/Rx FIFO

Tx/Rx FIFO size

1. X = supported.

Table 16. USART/LPUART features (continued)

USART modes/features(1)

USART1/2

LPUART1

Table 17. SPI and SPI/I2S implementation(1)

1. The SPI1 and SPI2S2 instances are general purpose type while the SUBGHZSPI instance is dedicated for

Sub-GHz radio control exclusively. Radio is controlled internally through SUBGHZSPI and, for debug

purpose only, from the external.

Features

SPI1

SPI2S2

SUBGHZSPI

Enhanced NSSP and TI modes

Yes

Hardware CRC calculation

Yes

I2S support

Yes

Data size configurable (bits)

from 4 to 16

Rx/Tx FIFO size (bits)

Wakeup capability from LPSleep

Yes

STM32WL55JC Datasheet(PDF) 48 Page - STMicroelectronics

STM32WL55JC Datasheet(HTML) 48 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL