DS31256_V01 datasheet(170/183 Pages) MAXIM

170 / 183 page

DS31256 256-Channel, High-Throughput HDLC Controller

170 of 183

AC CHARACTERISTICS: LOCAL BUS IN BRIDGE MODE (LMS = 0)

(VDD = 3.0V to 3.6V, TA = 0°C to +70°C.)

PARAMETER

SYMBOL

CONDITIONS

MIN

TYP

MAX

UNITS

Delay Time from the Rising Edge of PCLK

to Output Valid from Tri-state

Delay Time from the Rising Edge of PCLK

to Tri-State from Output Valid

Delay Time from the Rising Edge of PCLK

to Output Valid from an Already Active

Drive State

LD[15:0] Setup Time to the Rising Edge of

PCLK

LD[15:0] Hold Time from the Rising Edge

of PCLK

Input Setup Time to the Rising Edge of

PCLK

Input Hold Time from the Rising Edge of

PCLK

Delay Time from the Rising Edge of PCLK

to the Rising Edge of LCLK

Delay Time from the Falling Edge of

PCLK to the Falling Edge of LCLK

Figure 13-2. Local Bus Bridge Mode (LMS = 0) AC Timing Diagram

Data Valid

PCLK

LINT, LRDY

LHLDA (

LBG)

LD[15:0]

LA[19:0],

LWR (LR/W),

LRD (LDS), LBHE

LA[19:0], LD[15:0],

LBHE,

LWR (LR/W), LRD (DS)

Data Valid

Tri-state

Data Valid

LA[19:0],

LWR (LR/W),

LRD (DS), LHOLD (LBR),

LBGACK

LCLK

Tri-state

DS31256 Datasheet(PDF) 170 Page - Maxim Integrated Products

DS31256 Datasheet(HTML) 170 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL