Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

DS31256 Datasheet(PDF) 171 Page - Maxim Integrated Products

Part # DS31256
Description  256-Channel, High-Throughput HDLC Controller
PDF  183 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

DS31256 Datasheet(HTML) 171 Page - Maxim Integrated Products

Back Button DS31256_V01 Datasheet HTML 167Page - Maxim Integrated Products DS31256_V01 Datasheet HTML 168Page - Maxim Integrated Products DS31256_V01 Datasheet HTML 169Page - Maxim Integrated Products DS31256_V01 Datasheet HTML 170Page - Maxim Integrated Products DS31256_V01 Datasheet HTML 171Page - Maxim Integrated Products DS31256_V01 Datasheet HTML 172Page - Maxim Integrated Products DS31256_V01 Datasheet HTML 173Page - Maxim Integrated Products DS31256_V01 Datasheet HTML 174Page - Maxim Integrated Products DS31256_V01 Datasheet HTML 175Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 171 / 183 page
background image
DS31256 256-Channel, High-Throughput HDLC Controller
171 of 183
AC CHARACTERISTICS: LOCAL BUS IN CONFIGURATION MODE (LMS = 1)
(VDD = 3.0V to 3.6V, TA = 0°C to +70°C.)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Setup Time for LA[15:0] Valid to
LCS
Active
t1
0
ns
Setup Time for
LCS Active to Either
LRD, LWR, or LDS Active
t2
0
ns
Delay Time from Either
LRD or LDS
Active to LD[15:0] Valid
t3
(Note 12)
75
ns
Hold Time from Either
LRD, LWR, or
LDS Inactive to LCS Inactive
t4
0
ns
Hold Time from Either
LRD or LDS
Inactive to LD[15:0] Tri-State
t5
5
20
ns
Wait Time from Either
LWR or LDS
Active to Latch LD[15:0]
t6
(Note 13)
75
ns
LD[15:0] Setup Time to Either
LWR or
LDS Inactive
t7
10
ns
LD[15:0] Hold Time from Either
LWR
or
LDS Inactive
t8
2
ns
LA[15:0] Hold from Either
LWR, LRD,
or
LDS Inactive
t9
5
ns
LRD, LWD, or LDS Inactive Time
t10
(Note 14)
65
ns
Note 12: Given value for 33MHz PCLK. Calculated as 1.5 x (PCLK Period) + 30ns
Note 13: Given value for 33MHz PCLK. Calculated as 2 x (PCLK Period) + 15ns
Note 14: Given value for 33MHz PCLK. Calculated as 2 x (PCLK Period) + 5ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com