TJA1083G datasheet(9/41 Pages) NXP

9 / 41 page

TJA1083G

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 18 January 2018

9 of 41

NXP Semiconductors

TJA1083G

FlexRay node transceiver

[1]

See Table 7 for set and reset conditions of all flags.

6.2 Power-up and power-down behavior

6.2.1 Power-up

The TJA1083G has two supply pins: VCC (+5 V) and VIO (for the voltage level adaptation).

The ramp up of the different power supplies can vary, depending on the state or value of a

number of signals and parameters. The power-up behavior of the TJA1083G is not

affected by the sequence in which power is supplied to these pins or by the voltage ramp

up.

As an example, Figure 6 shows one possible power supply ramp-up scenario. The digital

section of the TJA1083G is supplied by VCC. The voltage on pin VCC ramps up before the

voltage on pin VIO. As long as the voltage on VCC remains below the power-on reset

recovery threshold, Vth(rec)POR, the internal state machine is inactive and the transceiver is

totally passive, remaining in Power-off mode. As soon as the voltage rises above the

Vth(rec)POR threshold, the internal state machine starts running, setting the PWON flag and

switching the TJA1083G to Standby mode. This initializes the VCC and VIO under-voltage

flags to the set state (since both VCC and VIO are actually in undervoltage state just after

power-on).

Once both VIO and VCC have reached their operating ranges, the under-voltage flags are

reset. The operating mode is then determined by the level on STBN (the TJA1083G

switches to Normal mode if STBN is HIGH and remains in Standby mode if STBN is

LOW), provided VIO and VCC are above their respective undervoltage recovery levels

(Vuvr(VIO) and Vuvr(VCC)).

Table 6.

State transitions

 indicates the action that initiates a transaction; 1 and 2 are the consequences of a transaction.

Transition

UVVIO

flag[1]

UVVCC

flag[1]

wake flag[1]

PWON flag[1] STBN

VCC level

Normal to Standby

cleared

 LV

CC > Vuvd(VCC)

 set

cleared

VCC > Vuvd(VCC)

cleared

 set

cleared

Vuvd(VCC) > VCC > Vth(det)POR

Standby to Normal

cleared

 cleared

 HV

CC > Vuvd(VCC)

 cleared cleared

 cleared

VCC > Vuvd(VCC)

cleared

 cleared 1  cleared

 cleared

Vuvd(VCC) > VCC > Vth(det)POR

Standby to Power-off

set

 V

CC < Vth(det)POR

Power-off to Standby

set

 set

 V

CC > Vth(rec)POR

TJA1083G Datasheet(PDF) 9 Page - NXP Semiconductors

TJA1083G Datasheet(HTML) 9 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41

Datasheet Download

Link URL