Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

STLC4420A Datasheet(PDF) 7 Page - STMicroelectronics

Part # STLC4420A
Description  Single chip 802.11b/g/a WLAN radio
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STLC4420A Datasheet(HTML) 7 Page - STMicroelectronics

Back Button STLC4420A Datasheet HTML 3Page - STMicroelectronics STLC4420A Datasheet HTML 4Page - STMicroelectronics STLC4420A Datasheet HTML 5Page - STMicroelectronics STLC4420A Datasheet HTML 6Page - STMicroelectronics STLC4420A Datasheet HTML 7Page - STMicroelectronics STLC4420A Datasheet HTML 8Page - STMicroelectronics STLC4420A Datasheet HTML 9Page - STMicroelectronics STLC4420A Datasheet HTML 10Page - STMicroelectronics STLC4420A Datasheet HTML 11Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 40 page
background image
STLC4420A
Pin descriptions
7/40
REF_CLK
N10
Clock input
-
Reference clock input (19.2, 26.0, 38.4 or
40.0 MHz). Use a 1000pF typical series
blocking capacitor.
LF_XTAL_IN
B23
1.8 V (VIO) digital
input
32KHz typical sleep clock input from host.
SPI_CLK
B22
1.8 V (VIO) digital
input
SPI clock from host
SPI_CSX
A20
1.8V (VIO) digital
input
SPI chip select from host
SPI_DIN
D24
1.8 V (VIO) digital
I/O
SPI data input for 4-wire modes. In 3-wire
modes, this is the data input/output signal.
SPI_DOUT
B17
1.8 V (VIO) digital
output
SPI data output for 4-wire modes only.
In SDIO mode pin = DAT0.
FREQ
C21
1.8 V (VIO) GPIO
(input)
No Pull
Firmware controlled GPIO typically
implementing Bluetooth coexistence FREQ
input function. Assigned to ARM MAC GP2-6.
RF_ACTIVE
E24
1.8 V (VIO) GPIO
(input)
No Pull
Firmware controlled GPIO typically
implementing Bluetooth coexistence
RF_ACTIVE input function. Assigned to ARM
MAC GP2-5.
STATUS
A19
1.8 V (VIO) GPIO
(input)
No Pull
Firmware controlled GPIO typically
implementing Bluetooth coexistence STATUS
input function.
Assigned to ARM MAC GP2-4.
TX_CONF
B19
1.8 V (VIO) GPIO
(output)
No Pull
Firmware controlled GPIO typically
implementing Bluetooth coexistence
TX_CONF output function.
Assigned to ARM MAC GP2-3.
MODE0
M5
1.8 V digital input
MODE strapping pins are pimarily used to
properly initialize the PLL for following
REF_CLK frequencies.
Connect appropriate pin to ground plane for a
logic 0 input or to 1.8V power plane (through
a 4kohm resistor) for a logic 1.
MODE(1:0) = 00 => 19.2 MHz
MODE(1:0) = 01 => 40 MHz default, no pull
needed
MODE(1:0) = 10 => 26 MHz
MODE(1:0) = 11 => 38.4 MHz
(Note: M5=RX0, L6=RX1)
MODE1
L6
1.8 V digital input
HISPEED_
BUS_SEL
N4
1.8 V digital input
High speed internal bus selection input.
Needs to be pulled down through 2.5K ohm to
set the proper high speed bus mode.
(Note: N4 = ANTSELTST+)
Table 1.
STLC4420A signal descriptions (continued)
Pin name
Pin number
Type
Internal
resistor
Function



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com