Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

STLC4420A Datasheet(PDF) 35 Page - STMicroelectronics

Part # STLC4420A
Description  Single chip 802.11b/g/a WLAN radio
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STLC4420A Datasheet(HTML) 35 Page - STMicroelectronics

Back Button STLC4420A Datasheet HTML 31Page - STMicroelectronics STLC4420A Datasheet HTML 32Page - STMicroelectronics STLC4420A Datasheet HTML 33Page - STMicroelectronics STLC4420A Datasheet HTML 34Page - STMicroelectronics STLC4420A Datasheet HTML 35Page - STMicroelectronics STLC4420A Datasheet HTML 36Page - STMicroelectronics STLC4420A Datasheet HTML 37Page - STMicroelectronics STLC4420A Datasheet HTML 38Page - STMicroelectronics STLC4420A Datasheet HTML 39Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 40 page
background image
STLC4420A
Registers description
35/40
5.9
DMA data register
The data register allows the Host to read data directly from the RAM, or to write data directly
into the RAM. The Read address is post incremented by 2 after each read.
The read length is decremented by 2 after each read.
Data is prefetched into the DMA data register when the DMA Read Address is written (if the
DMA Write Enable bit is set). The Write address is post incremented by 2 after each write.
The Write Length is decremented by 2 after each write.
It is possible to intermix Reads and Writes to the DMA Data register if the both DMA Read
and Write channels are enabled.
The format of the register is defined in Table 15.
5.10
DMA write control register
The DMA write control register allows the ARM or the Host to enable the DMA write
channel. Both ARM and Host are also able to control when 32-bit APB access are utilized.
Only the ARM can modify the HostAllowed bit. When the HostAllowed bit is de-asserted the
Host is not allowed to write the DMA Write Control, Length or Base registers.
Only bits 15:0 are accessible by the Host.
The format of the register is defined in Table 15.
Table 14.
DMA write control register
Bit number
Name
Description
15:0
Data
Data
DMA Data Register
Table 15.
DMA write control register
Bit number
Name
Description
31:8
Reserved
7
HostAllowed
When bit is set, the Host is allowed to write to DMA write
control, length and base registers. HostAllowed bit is only
writable by the ARM. HostAllowed default value is '1'.
'0' = Host not Allowed to write Control, Length and Base
registers.
'1' = Host IS Allowed to write Control, Length and Base
registers.
6:4
Reserved
3
ApbAccess
Bit must be asserted when DMA is used to write APB
registers.
'0' = Access is not to APB register
'1' = Access is to APB register
2:1
Reserved
0
Enable
Specifies the access direction



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com