HC05RC17GRSSLASHD datasheet(82/128 Pages) NXP

82 / 128 page

Carrier Modulator Transmitter (CMT)

General Release Specification

MC68HC05RC17 — Rev. 2.0

Carrier Modulator Transmitter (CMT)

9.5.3.2 Modulator Control and Status Register

The modulator control and status register (MCSR) contains the

modulator and carrier generator enable (MCGEN), interrupt enable (IE),

mode select (MODE), baseband enable (BASE), extended space

(EXSPC), and external interrupt mask (EIMSK) control bits, divide-by-

two prescaler (DIV2) bit, and the end of cycle (EOC) status bit.

EOC — End-Of-Cycle Status Flag

1 = End of modulator cycle (counter = SBUFF) has occurred

0 = Current modulation cycle in progress

EOC is set when a match occurs between the contents of the space

period register, SREG, and the down counter. This is recognized as

the end of the modulation cycle. At this time, the counter is initialized

with the (possibly new) contents of the mark period buffer, MBUFF,

and the space period register, SREG, is loaded with the (possibly new)

contents of the space period buffer, SBUFF. This flag is cleared by a

read of the MCSR followed by an access of MDR2 or MDR3. The EOC

flag is cleared by reset.

DIV2 — Divide-by-two prescaler

1 = Divide-by-two prescaler enabled

0 = Divide-by-two prescaler disabled

The divide-by-two prescaler causes the CMT to be clocked at the bus

rate when enabled; 2 x the bus rate when disabled (fosc). This bit is not

double buffered and so should not be set during a transmission.

Address:

$0014

Bit 7

654321

Bit 0

Read:

EOC

DIV2

EIMSK

EXSPC

BASE

MODE

MCGEN

Write:

Reset:

00000000

= Unimplemented

Figure 9-7. Modulator Control and Status Register (MCSR)

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC05RC17GRS/D Datasheet(PDF) 82 Page - NXP Semiconductors

HC05RC17GRS/D Datasheet(HTML) 82 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL