Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

PCF5271CVM100 Datasheet(PDF) 47 Page - Freescale Semiconductor, Inc

Part # PCF5271CVM100
Description  32-bit Embedded Controller Division
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

PCF5271CVM100 Datasheet(HTML) 47 Page - Freescale Semiconductor, Inc

Back Button PCF5271CVM100 Datasheet HTML 43Page - Freescale Semiconductor, Inc PCF5271CVM100 Datasheet HTML 44Page - Freescale Semiconductor, Inc PCF5271CVM100 Datasheet HTML 45Page - Freescale Semiconductor, Inc PCF5271CVM100 Datasheet HTML 46Page - Freescale Semiconductor, Inc PCF5271CVM100 Datasheet HTML 47Page - Freescale Semiconductor, Inc PCF5271CVM100 Datasheet HTML 48Page - Freescale Semiconductor, Inc PCF5271CVM100 Datasheet HTML 49Page - Freescale Semiconductor, Inc PCF5271CVM100 Datasheet HTML 50Page - Freescale Semiconductor, Inc PCF5271CVM100 Datasheet HTML 51Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 56 page
background image
Preliminary Electrical Characteristics
MCF5271 Integrated Microprocessor Hardware Specification, Rev. 1.2
Freescale Semiconductor
47
Figure 14 shows timing for the values in Table 35 and Table 36.
Figure 14. I2C Input/Output Timings
8.10 Fast Ethernet AC Timing Specifications
MII signals use TTL signal levels compatible with devices operating at either 5.0 V or 3.3 V.
8.10.1 MII Receive Signal Timing (ERXD[3:0], ERXDV, ERXER, and
ERXCLK)
The receiver functions correctly up to a ERXCLK maximum frequency of 25 MHz +1%. There is no
minimum frequency requirement. In addition, the processor clock frequency must exceed twice the
ERXCLK frequency.
Table 37 lists MII receive channel timings.
I7 1
Data setup time
2
—
tcyc
I8 1
Start condition setup time (for repeated start
condition only)
20
—
tcyc
I9 1
Stop condition setup time
10
—
tcyc
NOTES:
1
Note: Output numbers depend on the value programmed into the IFDR; an IFDR
programmed with the maximum frequency (IFDR = 0x20) results in minimum output
timings as shown in Table 36. The I2C interface is designed to scale the actual data
transition time to move it to the middle of the I2C_SCL low period. The actual position is
affected by the prescale and division values programmed into the IFDR; however, the
numbers given in Table 36 are minimum values.
2
Because I2C_SCL and I2C_SDA are open-collector-type outputs, which the processor can
only actively drive low, the time I2C_SCL or I2C_SDA take to reach a high level depends on
external signal capacitance and pull-up resistor values.
3
Specified at a nominal 50-pF load.
Table 36. I2C Output Timing Specifications between I2C_SCL and I2C_SDA (continued)
Num
Characteristic
Min
Max
Units
I2
I6
I1
I4
I7
I8
I9
I5
I3
I2C_SCL
I2C_SDA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com