SST25VF080B datasheet(6/33 Pages) MICROCHIP

6 / 33 page



2005-2020 Microchip Technology Inc.

DS20005045D-page 6

SST25VF080B

4.3.3

AUTO ADDRESS INCREMENT (AAI)

The Auto Address Increment Programming Status bit

provides status on whether the device is in AAI pro-

gramming mode or Byte-Program mode. The default at

power up is Byte-Program mode.

4.3.4

BLOCK PROTECTION (BP3,BP2,

BP1, BP0)

The Block Protection (BP3, BP2, BP1, BP0) bits define

the size of the memory area, as defined in Table 4-3, to

be software protected against any memory write (pro-

gram or erase) operation. The Write STATUS Register

(WRSR) instruction is used to program the BP3, BP2,

BP1 and BP0 bits as long as WP# is high or the Block

Protect Lock (BPL) bit is ‘0’. Chip Erase can only be

executed if Block Protection bits are all ‘0’. After power-

up, BP3, BP2, BP1 and BP0 are set to ‘1’.

4.3.5

BLOCK PROTECTION LOCK-DOWN

(BPL)

WP# pin driven low (VIL), enables the Block Protection

Lock Down (BPL) bit. When BPL is set to ‘1’, it prevents

any further alteration of the BPL, BP3, BP2, BP1, and

BP0 bits. When the WP# pin is driven high (VIH), the

BPL bit has no effect and its value is “don’t care”. After

power-up, the BPL bit is reset to ‘0’.

TABLE 4-3:

SOFTWARE STATUS REGISTER BLOCK PROTECTION FOR SST25VF080B()

Protection Level

STATUS Register Bit

Protected Memory Address

BP3

BP2

BP1

BP0

8 Mbits

None

Upper 1/16

F0000H-FFFFFH

Upper 1/8

E0000H-FFFFFH

Upper 1/4

C0000H-FFFFFH

Upper 1/2

80000H-FFFFFH

All Blocks

00000H-FFFFFH

All Blocks

00000H-FFFFFH

All Blocks

00000H-FFFFFH

Note 1: X = “Don’t care” (RESERVED) default is ‘0’.

2: Default at power-up for BP2, BP1, and BP0 is ‘111’. (All Blocks Protected)

SST25VF080B Datasheet(PDF) 6 Page - Microchip Technology

SST25VF080B Datasheet(HTML) 6 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33

Datasheet Download

Link URL