Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

AT89C5132-ROTIL Datasheet(PDF) 8 Page - ATMEL Corporation

Part # AT89C5132-ROTIL
Description  USB USB Microcontroller with 64K Bytes Flash Memory
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT89C5132-ROTIL Datasheet(HTML) 8 Page - ATMEL Corporation

Back Button AT89C5132-ROTIL Datasheet HTML 4Page - ATMEL Corporation AT89C5132-ROTIL Datasheet HTML 5Page - ATMEL Corporation AT89C5132-ROTIL Datasheet HTML 6Page - ATMEL Corporation AT89C5132-ROTIL Datasheet HTML 7Page - ATMEL Corporation AT89C5132-ROTIL Datasheet HTML 8Page - ATMEL Corporation AT89C5132-ROTIL Datasheet HTML 9Page - ATMEL Corporation AT89C5132-ROTIL Datasheet HTML 10Page - ATMEL Corporation AT89C5132-ROTIL Datasheet HTML 11Page - ATMEL Corporation AT89C5132-ROTIL Datasheet HTML 12Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 38 page
background image
10
AT89C5132
4173CS–USB–07/04
Table 11. A/D Converter Signal Description
Table 12. Keypad Interface Signal Description
Table 13. External Access Signal Description
Signal
Name
Type
Description
Alternate
Function
AIN1:0
I
A/D Converter Analog Inputs
-
AREFP
I
Analog Positive Voltage Reference Input
-
AREFN
I
Analog Negative Voltage Reference Input
This pin is internally connected to AVSS.
-
Signal
Name
Type
Description
Alternate
Function
KIN3:0
I
Keypad Input Lines
Holding one of these pins high or low for 24 oscillator periods triggers a
keypad interrupt.
P1.3:0
Signal
Name
Type
Description
Alternate
Function
A15:8
I/O
Address Lines
Upper address lines for the external bus.
Multiplexed higher address and data lines for the IDE interface.
P2.7:0
AD7:0
I/O
Address/Data Lines
Multiplexed lower address and data lines for the external memory or the
IDE interface.
P0.7:0
ALE
O
Address Latch Enable Output
ALE signals the start of an external bus cycle and indicates that valid
address information is available on lines A7:0. An external latch is used
to demultiplex the address from address/data bus.
-
ISP
I/O
ISP Enable Input
This signal must be held to GND through a pull-down resistor at the
falling reset to force execution of the internal bootloader.
-
RD
O
Read Signal
Read signal asserted during external data memory read operation.
P3.7
WR
O
Write Signal
Write signal asserted during external data memory write operation.
P3.6



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com