ST10F276 datasheet(36/229 Pages) STMICROELECTRONICS

36 / 229 page

Internal Flash memory

ST10F276

36/229

4.4.12

XFlash interface control register

This register is used to configure the XFLASH interface behaviour on the XBUS. It allows to

set the number of wait states introduced on the XBUS before the internal READY signal is

given to the ST10 bus master.

SEQER

Sequence error

This bit is automatically set when the control registers (FCR1H/L-FCR0H/L, FARH/L,

FDR1H/L-FDR0H/L) are not correctly filled to execute a valid write operation. in this

case no write operation is executed. This bit has to be software reset.

RESER

Resume error

This bit is automatically set when a suspended program or erase operation is not

resumed correctly due to a protocol error. In this case the suspended operation is

aborted. This bit has to be software reset.

WPF

Write protection flag

This bit is automatically set when trying to program or erase in a sector write

protected. In case of multiple sector erase, the not protected sectors are erased, while

the protected sectors are not erased and bit WPF is set. This bit has to be software

reset.

Table 17.

Flash error register (continued)

Bit

Function

XFICR (0xE E000h)

XBUS

Reset value: 000Fh

987

65432

reserved

WS3

WS2

WS1

WS0

Table 18.

XFlash interface control register

Bit

Function

WS(3:0)

Wait state setting

These three bits are the binary coding of the number of wait states introduced by the

XFLASH interface through the XBUS internal READY signal. Default value after reset

is 1111, that is the up to 15 wait states are set. The following recommendations for the

ST10F276 are hereafter reported:

For fCPU > 40MHz1 Wait-StateWS(3:0) = ‘0001’

For fCPU ≤ 40MHz0 Wait-StateWS(3:0) = ‘0000’

ST10F276 Datasheet(PDF) 36 Page - STMicroelectronics

ST10F276 Datasheet(HTML) 36 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL