TMP93CS44 datasheet(97/224 Pages) TOSHIBA

97 / 224 page

TMP93CS44/S45

2004-02-10

93CS44-95

In this mode, a programmable square wave is generated by inverting timer output

each time the 8-bit up counter (UC2) matches the timer registers TREG2 and TREG3.

However, it is required that the set value of TREG2 is smaller than that of TREG3.

Though the up counter (UC3) of timer 3 is not used in this mode, UC3 should be set

for counting by setting TRUN<T3RUN> to 1.

Figure 3.7.14 shows the block diagram for this mode.

Figure 3.7.14 Block Diagram of 8-Bit PPG Output Mode

When the double buffer of TREG2 is enabled in this mode, the value of register

buffer will be shifted in TREG2 each time TREG3 matches UC2.

Use of the double buffer makes easy the handling of low duty waves (when duty is

varied).

Figure 3.7.15 Operation of Register Buffer

Match with TREG2

and up counter

Match with TREG 3

(Up counter

= Q1)

(Up counter

= Q2)

Shift from register buffer

TREG 2 (Register buffer)

write

TREG2

(Value to be compared)

Selector

8-bit

up counter

(UC2)

Comparator

φT1

φT4

φT16

T32MOD<T2CLK1:0>

TFF3

TREG2

TREG3

Selector

TRDC<TR2DE>

TREG2-WR

TRUN<T2RUN>

TO3

TFFCR

<TFF3C1:0, TFF3IE>

INTT2

INTT3

Shift trigger

Internal data bus

Inversion

TMP93CS44 Datasheet(PDF) 97 Page - Toshiba Semiconductor

TMP93CS44 Datasheet(HTML) 97 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL