Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

PSD913F2 Datasheet(PDF) 42 Page - STMicroelectronics

Part # PSD913F2
Description  Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PDF  94 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PSD913F2 Datasheet(HTML) 42 Page - STMicroelectronics

Back Button PSD913F2 Datasheet HTML 38Page - STMicroelectronics PSD913F2 Datasheet HTML 39Page - STMicroelectronics PSD913F2 Datasheet HTML 40Page - STMicroelectronics PSD913F2 Datasheet HTML 41Page - STMicroelectronics PSD913F2 Datasheet HTML 42Page - STMicroelectronics PSD913F2 Datasheet HTML 43Page - STMicroelectronics PSD913F2 Datasheet HTML 44Page - STMicroelectronics PSD913F2 Datasheet HTML 45Page - STMicroelectronics PSD913F2 Datasheet HTML 46Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 94 page
background image
PSD9XX Family
Preliminary Information
38
The
PSD9XX
Functional
Blocks
(cont.)
Configuration
80C251
Connecting to
Page Mode
Read/Write
PSD9XX
Pins
Pins
WR
CNTL0
Non-Page Mode, 80C31 compatible
1
RD
CNTL1
A
[7:0] multiplex with D[7:0}
PSEN
CNTL2
2
WR
CNTL0
Non-Page Mode
PSEN only
CNTL1
A
[7:0] multiplex with D[7:0}
3
WR
CNTL0
Page Mode
PSEN only
CNTL1
A
[15:8] multiplex with D[7:0}
4
WR
CNTL0
Page Mode
RD
CNTL1
A
[15:8] multiplex with D[7:0}
PSEN
CNTL2
Table 19. 80C251 Configurations
9.3.3.3 80C51XA
The Philips 80C51XA microcontroller family supports an 8- or 16-bit multiplexed bus that
can have burst cycles. Address bits A[3:0] are not multiplexed, while A[19:4] are
multiplexed with data bits D[15:0] in 16-bit mode. In 8-bit mode, A[11:4] are multiplexed
with data bits D[7:0].
The 80C51XA can be configured to operate in eight-bit data mode. (shown in Figure 17).
The 80C51XA improves bus throughput and performance by executing Burst cycles for
code fetches. In Burst Mode, address A19-4 are latched internally by the PSD9XX, while
the 80C51XA changes the A3-0 lines to fetch up to 16 bytes of code. The PSD access
time is then measured from address A3-A0 valid to data in valid. The PSD bus timing
requirement in Burst Mode is identical to the normal bus cycle, except the address setup
and hold time with respect to ALE does not apply.
9.3.3.4 68HC11
Figure 18 shows an interface to a 68HC11 where the PSD9XX is configured in 8-bit
multiplexed mode with E and R/W settings. The DPLD can generate the READ and WR
signals for external devices.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com