33912 datasheet(7/47 Pages) FREESCALE

7 / 47 page

Analog Integrated Circuit Device Data

Freescale Semiconductor

33912

ELECTRICAL CHARACTERISTICS

STATIC ELECTRICAL CHARACTERISTICS

Table 3. Static Electrical Characteristics

Characteristics noted under conditions 5.5V

≤ V

SUP ≤ 18V, -40°C ≤ TA ≤ 125°C for the 33912 and -40°C ≤ TA ≤ 85°C for the

34912, unless otherwise noted. Typical values noted reflect the approximate parameter mean at TA = 25°C under nominal

conditions, unless otherwise noted.

Characteristic

Symbol

Min

Typ

Max

Unit

SUPPLY VOLTAGE RANGE (VS1, VS2)

Nominal Operating Voltage

VSUP

5.5

–

Functional Operating Voltage(16)

VSUPOP

–

Load Dump

VSUPLD

–

SUPPLY CURRENT RANGE (VSUP = 13.5V)

Normal Mode (IOUT at VDD = 10mA), LIN Recessive State

(17)

IRUN

–

4.5

Stop Mode, VDD ON with IOUT = 100µA, LIN Recessive State

(17), (18), (19)

5.5V < VSUP < 12V

VSUP = 13.5V

ISTOP

–

µA

Sleep Mode, VDD OFF, LIN Recessive State(17), (19)

5.5V < VSUP < 12V

12V

≤ V

SUP < 13.5V

ISLEEP

–

µA

Cyclic Sense Supply Current Adder(20)

ICYCLIC

–

µA

SUPPLY UNDER/OVER VOLTAGE DETECTIONS

Power-On Reset (BATFAIL)(21)

Threshold (measured on VS1)(20)

Hysteresis (measured on VS1)(20)

VBATFAIL

VBATFAIL_HYS

1.5

–

3.0

0.9

3.9

–

Vsup under voltage detection (VSUV Flag) (Normal and Normal Request

Modes, Interrupt Generated)

Threshold (measured on VS1)

Hysteresis (measured on VS1)

VSUV

VSUV_HYS

5.55

–

6.0

1.0

6.6

–

Vsup over voltage detection (VSOV Flag) (Normal and Normal Request

Modes, Interrupt Generated)

Threshold (measured on VS1)

Hysteresis (measured on VS1)

VSOV

VSOV_HYS

–

19.25

1.0

20.5

–

Notes

16.

Device is fully functional. All features are operating.

17.

Total current (IVS1 + IVS2) measured at GND pins excluding all loads, cyclic sense disabled.

18.

Total IDD current (including loads) below 100µA.

19.

Stop and Sleep Modes current will increase if VSUP exceeds13.5V.

20.

This parameter is guaranteed by process monitoring but not production tested.

21.

The Flag is set during power up sequence. To clear the flag, a SPI read must be performed.

33912 Datasheet(PDF) 7 Page - Freescale Semiconductor, Inc

33912 Datasheet(HTML) 7 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47

Datasheet Download

Link URL