Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

M32C/86 Datasheet(PDF) 229 Page - Renesas Technology Corp

Part # M32C/86
Description  RENESAS 16/32-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M32C/80 SERIES
PDF  505 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M32C/86 Datasheet(HTML) 229 Page - Renesas Technology Corp

Back Button M32C/86 Datasheet HTML 225Page - Renesas Technology Corp M32C/86 Datasheet HTML 226Page - Renesas Technology Corp M32C/86 Datasheet HTML 227Page - Renesas Technology Corp M32C/86 Datasheet HTML 228Page - Renesas Technology Corp M32C/86 Datasheet HTML 229Page - Renesas Technology Corp M32C/86 Datasheet HTML 230Page - Renesas Technology Corp M32C/86 Datasheet HTML 231Page - Renesas Technology Corp M32C/86 Datasheet HTML 232Page - Renesas Technology Corp M32C/86 Datasheet HTML 233Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 229 / 505 page
background image
Page 206
9
7
4
f
o
5
0
0
2
,
8
0
.
p
e
S
0
0
.
1
.
v
e
R
0
0
1
0
-
4
0
2
0
B
9
0
J
E
R
17. Serial I/O (Special Function)
)
T
6
8
/
C
2
3
M
,
6
8
/
C
2
3
M
(
p
u
o
r
G
6
8
/
C
2
3
M
17.3 Special Mode 1 (I2C Mode)
I2C mode is a mode to communicate with external devices with a simplified I2C. Table 17.12 lists specifica-
tions of I2C mode. Table 17.13 lists register settings, Table 17.14 lists each function. Figure 17.19 shows
a block diagram of I2C mode. Figure 17.20 shows timings for transfer to the UiRB register (i=0 to 4) and
interrupts. Tables 17.15 to 17.17 list pin settings.
As shown in Table 17.12, I2C mode is entered when the SMD2 to SMD0 bits in the UiMR register is set to
"0102" and the IICM bit in the UiSMR register is set to "1". Output signal from the SDAi pin changes after
the SCLi pin level becomes low ("L") and stabilizes due to a SDAi transmit output via the delay circuit.
Table 17.12 I2C Mode Specifications
Item
Specifications
Interrupt
Start condition detect, stop condition detect, no acknowledgment detect, acknowledgment
detect
Selectable Function
• Arbitration lost
The update timing of the ABT bit in the UiRB register can be selected.
Refer to 17.3.3 Arbitration
• SDAi digital delay
Selected from no digital delay or 2 to 8 cycle delay of the count source of the UiBRG register.
Refer to 17.3.5 SDA Output
• Clock phase setting
Selected from clock delay or no clock delay.
Refer to 17.3.4 Transfer clock



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com