Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

Preview PDF HTML

M32C/86 Datasheet(PDF) 240 Page - Renesas Technology Corp

Part # M32C/86
Description  RENESAS 16/32-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M32C/80 SERIES
PDF  505 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M32C/86 Datasheet(HTML) 240 Page - Renesas Technology Corp

Back Button M32C/86 Datasheet HTML 236Page - Renesas Technology Corp M32C/86 Datasheet HTML 237Page - Renesas Technology Corp M32C/86 Datasheet HTML 238Page - Renesas Technology Corp M32C/86 Datasheet HTML 239Page - Renesas Technology Corp M32C/86 Datasheet HTML 240Page - Renesas Technology Corp M32C/86 Datasheet HTML 241Page - Renesas Technology Corp M32C/86 Datasheet HTML 242Page - Renesas Technology Corp M32C/86 Datasheet HTML 243Page - Renesas Technology Corp M32C/86 Datasheet HTML 244Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 240 / 505 page
background image
Page 217
9
7
4
f
o
5
0
0
2
,
8
0
.
p
e
S
0
0
.
1
.
v
e
R
0
0
1
0
-
4
0
2
0
B
9
0
J
E
R
17. Serial I/O (Special Function)
)
T
6
8
/
C
2
3
M
,
6
8
/
C
2
3
M
(
p
u
o
r
G
6
8
/
C
2
3
M
Table 17.20 Register Settings in Special Mode 2
Register
Bit
Function
UiTB
7 to 0
Set transmit data
UiRB
7 to 0
Received data can be read
OER
Overrun error flag
UiBRG
7 to 0
Set bit rate
UiMR
SMD2 to SMD0
Set to "0012"
CKDIR
Set to "0" in master mode or "1" in slave mode
IOPOL
Set to "0"
UiC0
CLK1, CLK0
Select count source for the UiBRG register
CRS
Disabled because the CRD bit is set to "1"
TXEPT
Transfer register empty flag
CRD
Set to "1"
NCH
Select the output format of the TxDi pin
CKPOL
Clock phase can be set by the combination of the CKPOL bit and the CKPH bit in
the UiSMR3 register
UFORM
Select either LSB first or MSB first
UiC1
TE
Set to "1" to enable data transmission and reception
TI
Transfer buffer empty flag
RE
Set to "1" to enable data reception
RI
Reception complete flag
UiIRS
Select what causes the UARTi transmit interrupt to be generated
UiRRM
Set to "1" to enable continuous receive mode
UiLCH, SCLKSTPB Set to "0"
UiSMR
7 to 0
Set to "0016"
UiSMR2
7 to 0
Set to "0016"
UiSMR3
SSE
Set to "1"
CKPH
Clock phase can be set by the combination of the CKPH bit and the CKPOL bit
in the UiC0 register
DINC
Set to "0" in master mode or "1" in slave mode
NODC
Set to "0"
ERR
Fault error flag
7 to 5
Set to "0002"
UiSMR4
7 to 0
Set to "0016"
i=0 to 4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com