F75111RG datasheet(33/45 Pages) FINTEK

33 / 45 page

July, 2007

V0.27P

- 31 -

F75111

6-0

WD1_PTIME

R/W

VSB3V

WDTOUT10 Pre-counter time in second.

000_0000b – 0 second (Default)

000_0001b – 1 second

000_0010b – 2 seconds

111_1111b – 127 seconds

7.38 Watchdog Timer Control Register – Index 36h

Power-on default [7:0] =0000_0000b

Bit

Name

R/W

PWR

Description

Reserved

VSB3V

Reserved. Read will return 0.

STS_WD_TMO

R/W

VSB3V

Watchdog is timeout. When the watchdog is timeout, this bit will be set to

one. If set to 1, write 1 will clear this bit. Write 0, no effect.

WD_ENABLE

R/W

VSB3V

Enable watchdog timer.

WD_PULSE

R/W

VSB3V

Watchdog output level or pulse. If set 0 (default), the pin of watchdog is

level output. If write 1, the pin will output with a pulse.

WD_UNIT

R/W

VSB3V

Watchdog unit select. Default 0 is select second. Write 1 to select minute.

WD_HACTIVE

R/W

VSB3V

Program WD2 output level. If set to 1 and watchdog asserted, the pin will

be high. If set to 0 and watchdog asserted, this pin will drive low(default).

1-0

WD_PSWIDTH

R/W

VSB3V

Watchdog pulse width selection. If the pin output is selected to pulse

mode. The pulse width can be choice.

00b – 1m second.

01b – 20m second.

10b – 100m second

11b – 4 second

The is flexible reset out with watchdog

7.39 Watchdog Timer Range Register – Index 37h

Power-on default [7:0] =0000_0000b

Bit

Name

R/W

PWR

Description

7-0

WD_TIME

R/W

VSB3V

Watchdog timing range from 0 ~ 255. The unit is either second or minute

programmed by the watchdog timer control register bit3.

F75111RG Datasheet(PDF) 33 Page - Feature Integration Technology Inc.

F75111RG Datasheet(HTML) 33 Page - Feature Integration Technology Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

Datasheet Download

Link URL