Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

STM32F101XC Datasheet(PDF) 55 Page - STMicroelectronics

Part # STM32F101XC
Description  High-density access line, ARM-based 32-bit MCU with 256 to 512 KB Flash, 9 timers, 1 ADC and 10 communication interfaces
PDF  106 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F101XC Datasheet(HTML) 55 Page - STMicroelectronics

Back Button STM32F101XC Datasheet HTML 51Page - STMicroelectronics STM32F101XC Datasheet HTML 52Page - STMicroelectronics STM32F101XC Datasheet HTML 53Page - STMicroelectronics STM32F101XC Datasheet HTML 54Page - STMicroelectronics STM32F101XC Datasheet HTML 55Page - STMicroelectronics STM32F101XC Datasheet HTML 56Page - STMicroelectronics STM32F101XC Datasheet HTML 57Page - STMicroelectronics STM32F101XC Datasheet HTML 58Page - STMicroelectronics STM32F101XC Datasheet HTML 59Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 106 page
background image
STM32F101xC, STM32F101xD, STM32F101xE
Electrical characteristics
Doc ID 14610 Rev 7
55/106
5.3.8
PLL characteristics
The parameters given in Table 28 are derived from tests performed under ambient
temperature and VDD supply voltage conditions summarized in Table 10.
5.3.9
Memory characteristics
Flash memory
The characteristics are given at TA = –40 to 85 °C unless otherwise specified.
Table 28.
PLL characteristics
Symbol
Parameter
Value
Unit
Min(1)
Typ
Max(1)
1.
Based on characterization, not tested in production.
fPLL_IN
PLL input clock(2)
2.
Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with
the range defined by fPLL_OUT.
18.0
25
MHz
PLL input clock duty cycle
40
60
%
fPLL_OUT
PLL multiplier output clock
16
36
MHz
tLOCK
PLL lock time
200
µs
Jitter
Cycle-to-cycle jitter
300
ps
Table 29.
Flash memory characteristics
Symbol
Parameter
Conditions
Min
Typ
Max(1)
1.
Guaranteed by design, not tested in production.
Unit
tprog
16-bit programming time
TA–40 to +85 °C
40
52.5
70
µs
tERASE
Page (2 KB) erase time
TA –40 to +85 °C
20
40
ms
tME
Mass erase time
TA –40 to +85 °C
20
40
ms
IDD
Supply current
Read mode
fHCLK = 36 MHz with 1
wait state, VDD = 3.3 V
28
mA
Write mode
fHCLK = 36 MHz, VDD =
3.3 V
7mA
Erase mode
fHCLK = 36 MHz, VDD =
3.3 V
5mA
Power-down mode / Halt,
VDD = 3.0 to 3.6 V
50
µA
Vprog
Programming voltage
2
3.6
V



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com