| Electronic Components Datasheet Search |
|
MPC5643L Datasheet(PDF) 29 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC5643L Datasheet(HTML) 29 Page - Freescale Semiconductor, Inc |
|
29 / 98 page ![]() Package pinouts and signal descriptions MPC5643L Microcontroller Data Sheet, Rev. 3 Preliminary—Subject to Change Without Notice Freescale Semiconductor 29 122 A10 A[12] / siul_GPIO[12] / dspi2_SOUT / flexpwm0_A[2] / flexpwm0_B[2] / siul_EIRQ[11] 123 C10 JCOMP 124 A8 C[15] / siul_GPIO[47] / flexray_CA_TR_EN / etimer1_ETC[0] / flexpwm0_A[1] / ctu0_EXT_IN / flexpwm0_EXT_SYNC 125 B8 D[0] / siul_GPIO[48] / flexray_CA_TX / etimer1_ETC[1] / flexpwm0_B[1] 126 VDD_HV3 VDD_HV_IO 127 VSS_HV4 VSS_HV_IO 128 A7 D[3] / siul_GPIO[51] / flexray_CB_TX / etimer1_ETC[4] / flexpwm0_A[3] 129 B7 D[4] / siul_GPIO[52] / flexray_CB_TR_EN / etimer1_ETC[5] / flexpwm0_B[3] 130 C7 VDD_HV_REG_2 131 VDD_LV1 VDD_LV_COR 132 VSS_LV2 VSS_LV_COR 133 D7 F[0] / siul_GPIO[80] / flexpwm0_A[1] / etimer0_ETC[2] / siul_EIRQ[28] 134 B6 A[9] / siul_GPIO[9] / dspi2_CS1 / flexpwm0_B[3] / flexpwm0_FAULT[0] 135 VDD_LV1 VDD_LV_COR 136 C6 A[13] / siul_GPIO[13] / flexpwm0_B[2] / dspi2_SIN / flexpwm0_FAULT[0] / siul_EIRQ[12] 137 VSS_LV2 VSS_LV_COR 138 B3 B[6] / siul_GPIO[22] / mc_cgl_clk_out / dspi2_CS2 / siul_EIRQ[18] 139 B5 F[3] / siul_GPIO[83] / dspi0_CS6 140 C5 D[2] / siul_GPIO[50] / etimer1_ETC[3] / flexpwm0_X[3] / flexray_CB_RX 141 C4 FCCU_F[1] 142 D4 C[6] / siul_GPIO[38] / dspi0_SOUT / flexpwm0_B[1] / sscm_DEBUG[6] / siul_EIRQ[24] 143 B4 A[14] / siul_GPIO[14] / can1_TXD / etimer1_ETC[4] / siul_EIRQ[13] 144 D3 A[15] / siul_GPIO[15] / etimer1_ETC[5] / can1_RXD / can0_RXD / siul_EIRQ[14] NOTES: 1 VDD_HV balls are tied together on the 257 MAPBGA substrate. 2 VSS_HV balls are tied together on the 257 MAPBGA substrate. 3 VSS_LV balls are tied together on the 257 MAPBGA substrate. 4 VDD_LV balls are tied together on the 257 MAPBGA substrate. 5 The XTAL and EXTAL pins have different functions from the pins with these names on the MPC5604P. 6 V PP_TEST should always be tied to ground (VSS) for normal operations. Table 3. Concatenated pin names (continued) Pin No. 144 LQFP Ball No. 257 MAPBGA Concatenated Pin Names |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |