Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

WM8170 Datasheet(PDF) 8 Page - Wolfson Microelectronics plc

Part # WM8170
Description  3.3V Integrated Signal Processor for Area Array CCDs
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8170 Datasheet(HTML) 8 Page - Wolfson Microelectronics plc

Back Button WM8170 Datasheet HTML 4Page - Wolfson Microelectronics plc WM8170 Datasheet HTML 5Page - Wolfson Microelectronics plc WM8170 Datasheet HTML 6Page - Wolfson Microelectronics plc WM8170 Datasheet HTML 7Page - Wolfson Microelectronics plc WM8170 Datasheet HTML 8Page - Wolfson Microelectronics plc WM8170 Datasheet HTML 9Page - Wolfson Microelectronics plc WM8170 Datasheet HTML 10Page - Wolfson Microelectronics plc WM8170 Datasheet HTML 11Page - Wolfson Microelectronics plc WM8170 Datasheet HTML 12Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 41 page
background image
WM8170
Product Preview Rev 1.0
WOLFSON MICROELECTRONICS LTD
PP Rev 1.0 March 2000
8
OUTPUT DATA
OEB
DCLK
SHD
D[9:0],
RETIME=0
D[9:0],
RETIME=1
PTDO,
RETIME=0
PTDO,
RETIME=1
t
PER
t
CKL
t
CKH
t
SHDC
t
SHDO
t
SHPT
t
DCDO
t
DCPT
t
PEZ
t
PZE
Figure 2 Output Data Timing Diagram
Test Characteristics
CVDD = AVDD = DVDD = 3.3V, AGND = DGND = CGND = 0V, RISET=15k
Ω , TA = 0oC to +70oC, unless otherwise stated.
PARAMETER
SYMBOL
TEST
CONDITIONS
MIN
TYP
MAX
UNIT
DCLK period
tPER
47.6
ns
DCLK high
tCKH
19
ns
DCLK low
tCKL
19
ns
Output propagation delay,
RETIME = 0, SHD trailing
edge to D[9:0] out
tSHDO
23.0
ns
Output propagation delay,
RETIME = 1, DCLK leading
edge to D[9:0] out
tDCDO
11.2
ns
Trailing edge of SHD to
leading edge of DCLK
tSHDC
ns
Output disable time, OEB
rising to D[9:0] and PTDO
tristate
tPEZ
8.3
ns
Output enable time, OEB
falling to D[9:0] and PTDO
out
tPZE
6.8
ns
PTDO propagation delay,
RETIME = 0, SHD trailing
edge to PTDO out
tSHPT
ns
PTDO propagation delay,
RETIME=1, DCLK leading
edge to PTDO out
tDCPT
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com