Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

ATSAM3U Datasheet(PDF) 39 Page - ATMEL Corporation

Part # ATSAM3U
Description  AT91ARM Cortex M3-based Microcontrollers
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

ATSAM3U Datasheet(HTML) 39 Page - ATMEL Corporation

Back Button ATSAM3U Datasheet HTML 35Page - ATMEL Corporation ATSAM3U Datasheet HTML 36Page - ATMEL Corporation ATSAM3U Datasheet HTML 37Page - ATMEL Corporation ATSAM3U Datasheet HTML 38Page - ATMEL Corporation ATSAM3U Datasheet HTML 39Page - ATMEL Corporation ATSAM3U Datasheet HTML 40Page - ATMEL Corporation ATSAM3U Datasheet HTML 41Page - ATMEL Corporation ATSAM3U Datasheet HTML 42Page - ATMEL Corporation ATSAM3U Datasheet HTML 43Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 62 page
background image
39
6430CS–ATARM–09-Apr-10
SAM3U Series
The Slow Clock generator is based on a 32 kHz crystal oscillator and an embedded 32 kHz RC
oscillator. The Slow Clock defaults to the RC oscillator, but the software can enable the crystal
oscillator and select it as the Slow Clock source.
The Supply Controller starts up the device by enabling the Voltage Regulator, then it generates
the proper reset signals to the core power supply.
It also enables to set the system in different low power modes and to wake it up from a wide
range of events.
10.5
Clock Generator
The Clock Generator is made up of:
• One Low Power 32768 Hz Slow Clock Oscillator with bypass mode
• One Low Power RC Oscillator
• One 3 to 20 MHz Crystal Oscillator, which can be bypassed
• One Fast RC Oscillator factory programmed, 3 output frequencies can be selected: 4, 8 or 12
MHz. By default 4 MHz is selected. 8 MHz and 12 MHz output are factory calibrated.
• One 480 MHz UPLL providing a clock for the USB High Speed Device Controller. Input
frequency is 12 MHz (only).
• One 96 to 192 MHz programmable PLL (PLL A), capable to provide the clock MCK to the
processor and to the peripherals. The input frequency of the PLL A is between 8 and 16 MHz.
Figure 10-2. Clock Generator Block Diagram
Power
Management
Controller
XIN
XOUT
Main Clock
MAINCK
UPLL Clock
UPLLCK
Control
Status
PLL and
Divider A
PLLA Clock
PLLACK
12M Main
Oscillator
PLL B
On Chip
32k RC OSC
Slow Clock
SLCK
XIN32
XOUT32
Slow Clock
Oscillator
Clock Generator
XTALSEL
HSCK
Divider
/6 /8
On Chip
12/8/4 MHz
RC OSC
MAINSEL



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com