Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

PSSB05P Datasheet(PDF) 6 Page - Protek Devices

Part # PSSB05P
Description  ultra LOW CAPACITANCE - super speed bus protection - TVS ARRAY
PDF  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PROTEC [Protek Devices]
Direct Link  http://www.protekdevices.com
Logo PROTEC - Protek Devices

PSSB05P Datasheet(HTML) 6 Page - Protek Devices

  PSSB05P Datasheet HTML 1Page - Protek Devices PSSB05P Datasheet HTML 2Page - Protek Devices PSSB05P Datasheet HTML 3Page - Protek Devices PSSB05P Datasheet HTML 4Page - Protek Devices PSSB05P Datasheet HTML 5Page - Protek Devices PSSB05P Datasheet HTML 6Page - Protek Devices PSSB05P Datasheet HTML 7Page - Protek Devices PSSB05P Datasheet HTML 8Page - Protek Devices PSSB05P Datasheet HTML 9Page - Protek Devices  
Zoom Inzoom in Zoom Outzoom out
 6 / 9 page
background image
Only One Name Means ProTek’Tion™
www.protekdevices.com
05336.R0 3/11
Page 6
PSSB05P
aPPlICatION INFORMatION
1
2
2
1
1
2
2
1
1
2
2
1
D+, D-
Rx+, Rx-
Tx+, Tx-
GND
GND
V
DD
FIGuRE 1 - uSB 3.0 PROtECtION
Six PSSB05P devices placed right at the entry point of the connector or at the individual transmission traces.
The PSSB05P provides dedicated ESD protection for each super high speed line for the USB interface. PCB
traces are not constrained by the protection devices and can be routed in a manner that best suits the de-
sign. These devices can also provide protection for USB 2.0 applications.
CIRCuIt BOaRd RECOMMENdatIONS
Circuit board layout is critical for electromagnetic compatibility protection. The following guidelines are recommended:
• The protection device should be placed near the input terminals or connectors, the device will divert the transient current
immediately before it can be coupled into the nearby traces.
• The path length between the TVS device and the protected line should be minimized.
• All conductive loops including power and ground loops should be minimized.
• The transient current return path to ground should be kept as short as possible to reduce parasitic inductance.
• Ground planes should be used whenever possible. For multilayer PCBs, use ground vias.



Html Pages

1 2 3 4 5 6 7 8 9


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com