Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

R5F10RF8AFP Datasheet(PDF) 52 Page - Renesas Technology Corp

Part # R5F10RF8AFP
Description  Integrated LCD controller/driver, True Low Power Platform (as low as 75 關A/MHz, and 0.64 關A for RTC LVD), 1.6 V to 5.5 V operation, 8 to 32 Kbyte Flash, 31 DMIPS at 24 MHz, for All LCD Based Applications
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F10RF8AFP Datasheet(HTML) 52 Page - Renesas Technology Corp

Back Button R5F10RF8AFP Datasheet HTML 48Page - Renesas Technology Corp R5F10RF8AFP Datasheet HTML 49Page - Renesas Technology Corp R5F10RF8AFP Datasheet HTML 50Page - Renesas Technology Corp R5F10RF8AFP Datasheet HTML 51Page - Renesas Technology Corp R5F10RF8AFP Datasheet HTML 52Page - Renesas Technology Corp R5F10RF8AFP Datasheet HTML 53Page - Renesas Technology Corp R5F10RF8AFP Datasheet HTML 54Page - Renesas Technology Corp R5F10RF8AFP Datasheet HTML 55Page - Renesas Technology Corp R5F10RF8AFP Datasheet HTML 56Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 76 page
background image
RL78/L12
2. ELECTRICAL SPECIFICATIONS (TARGET)
Page 52 of 73
R01DS0157EJ0001 Rev.0.01
2012.02.20
Under development
Preliminary document
Specifications in this document are tentative and subject to change.
Caution
The pins mounted depend on the product.
Refer to 1.3.1
32-pin products to 1.3.5
64-pin
products.
CSI mode serial transfer timing (slave mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)
SIp
Input data
Output data
SOp
tKCY2
tKL2
tKH2
tSIK2
tKSI2
tKSO2
SCKp
CSI mode serial transfer timing (slave mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)
SIp
Input data
Output data
SOp
tKCY2
tKL2
tKH2
tSIK2
tKSI2
tKSO2
SCKp
Caution
Select the TTL input buffer for the SIp pin and SCKp pin and the N-ch open drain output (VDD
tolerance) mode for the SOp pin by using port input mode register g (PIMg) and port output mode
register g (POMg).
Remark
p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1),
g: PIM and POM number (g = 1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com