Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

MPC5643L Datasheet(PDF) 92 Page - Freescale Semiconductor, Inc

Part # MPC5643L
Description  Qorivva Microcontroller
PDF  136 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC5643L Datasheet(HTML) 92 Page - Freescale Semiconductor, Inc

Back Button MPC5643L Datasheet HTML 88Page - Freescale Semiconductor, Inc MPC5643L Datasheet HTML 89Page - Freescale Semiconductor, Inc MPC5643L Datasheet HTML 90Page - Freescale Semiconductor, Inc MPC5643L Datasheet HTML 91Page - Freescale Semiconductor, Inc MPC5643L Datasheet HTML 92Page - Freescale Semiconductor, Inc MPC5643L Datasheet HTML 93Page - Freescale Semiconductor, Inc MPC5643L Datasheet HTML 94Page - Freescale Semiconductor, Inc MPC5643L Datasheet HTML 95Page - Freescale Semiconductor, Inc MPC5643L Datasheet HTML 96Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 92 / 136 page
background image
MPC5643L Microcontroller Data Sheet, Rev. 8.1
Electrical characteristics
Freescale Semiconductor
92
3.13
FMPLL electrical characteristics
Table 23. FMPLL electrical characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fREF_CRYSTAL
fREF_EXT
D FMPLL reference frequency
range1
1 Considering operation with FMPLL not bypassed.
Crystal reference
4
40
MHz
fPLL_IN
D Phase detector input
frequency range (after
pre-divider)
—4
16
MHz
fFMPLLOUT D Clock frequency range in
normal mode
—4
1202
2 With FM; the value does not include a possible +2% modulation
MHz
fFREE
P Free running frequency
Measured using clock division
(typically
16)
20
150
MHz
fsys
D On-chip FMPLL frequency2
—16
120
MHz
tCYC
D System clock period
1 / fsys
ns
fLORL
fLORH
D Loss of reference frequency
window3
3 “Loss of Reference Frequency” window is the reference frequency range outside of which the FMPLL is in self clocked
mode.
Lower limit
1.6
3.7
MHz
Upper limit
24
56
fSCM
D Self-clocked mode
frequency4,5
—20
150
MHz
tLOCK
P Lock time
Stable oscillator (fPLLIN = 4 MHz),
stable VDD
——
200
µs
tlpll
D FMPLL lock time 6, 7
——
200
s
tdc
D Duty cycle of reference
—40
60
%
CJITTER
T CLKOUT period jitter8,9,10,11 Long-term jitter (avg. over 2 ms
interval), fFMPLLOUT maximum
–6
6
ns
t
PKJIT
T Single period jitter (peak to
peak)
PHI @ 120 MHz,
Input clock @ 4 MHz
——
175
ps
PHI @ 100 MHz,
Input clock @ 4 MHz
——
185
ps
PHI @ 80 MHz,
Input clock @ 4 MHz
——
200
ps
t
LTJIT
T Long term jitter
PHI @ 16 MHz,
Input clock @ 4 MHz
——
±6
ns
fLCK
D Frequency LOCK range
–6
6
% fFMPLLOUT
fUL
D Frequency un-LOCK range
–18
18
% fFMPLLOUT
fCS
fDS
D Modulation depth
Center spread
±0.25
±2.0
%
fFMPLLOUT
Down spread
–0.5
-8.0
fMOD
D Modulation frequency12
100
kHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com