Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

TNETA1575 Datasheet(PDF) 10 Page - Texas Instruments

Part # TNETA1575
Description  ATM SEGMENTATION AND REASSEMBLY DEVICE WITH PCI-HOST AND COPROCESSOR INTERFACES
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TNETA1575 Datasheet(HTML) 10 Page - Texas Instruments

Back Button TNETA1575 Datasheet HTML 6Page - Texas Instruments TNETA1575 Datasheet HTML 7Page - Texas Instruments TNETA1575 Datasheet HTML 8Page - Texas Instruments TNETA1575 Datasheet HTML 9Page - Texas Instruments TNETA1575 Datasheet HTML 10Page - Texas Instruments TNETA1575 Datasheet HTML 11Page - Texas Instruments TNETA1575 Datasheet HTML 12Page - Texas Instruments TNETA1575 Datasheet HTML 13Page - Texas Instruments TNETA1575 Datasheet HTML 14Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 45 page
background image
TNETA1575
ATM SEGMENTATION AND REASSEMBLY DEVICE
WITH PCI-HOST AND COPROCESSOR INTERFACES
SDNS040C – MAY 1996 – REVISED JUNE 1998
10
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
detail description
The TNETA1575 device contains the following interfaces:
PCI-host interface
Cell interface
Local-bus interface
Control-memory interface
Traffic coprocessor interface
JTAG interface
PCI-host interface
The TNETA1575 incorporates a PCI revision 2.1 host interface. The following section describes the features
and operation of the PCI-host interface.
The TNETA1575 operates as a PCI-slave device for configuration cycles, accesses to internal registers, and
accesses to the onboard control memory. It also acts as a PCI-master device for accessing data structures,
which are contained in host memory.
As a slave, the TNETA1575 incorporates the following features:
Directly supports the memory read, memory write, configuration read, and configuration write PCI
commands and aliases the memory read multiple, memory read line, and memory write and invalidate to the
basic memory commands.
Supports single data-cycle transfers and disconnects with retry after the first data cycle.
Does not retry single data accesses to any data structures accessed via the SAR, i.e., registers, control
memory, or coprocessor.
Responds to accesses as a 32-bit agent with medium DEVSEL timing (single wait state)
Utilizes a 1-M block of addresses, which is mapped into the host memory space using a single base-address
register.
Does not support resource locking.
As a master, the TNETA1575 incorporates the following features:
Utilizes the memory read, memory read line, memory read multiple, and memory write PCI bus commands.
Initiates transactions as a 32-bit agent.
Performs multiple data-cycle transfers, when possible, up to a maximum of 12 data cycles.
The TNETA1575 asserts the IRDY signal one clock cycle after the FRAME signal is asserted.
IRDY remains asserted during the burst cycle.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com