AD8324_15 datasheet(4/16 Pages) AD

4 / 16 page

AD8324

Data Sheet

Rev. B | Page 4 of 16

Parameter

Test Conditions/Comments

Min

Typ

Max

Unit

POWER SUPPLY

Operating Range

3.13

3.3

3.47

Quiescent Current

Maximum gain

195

207

235

Minimum gain

Transmit disable (TXEN = 0)

2.5

SLEEP mode (power down)

500

µA

OPERATING TEMPERATURE RANGE

20-lead LFCSP

–40

+85

°C

20-lead QSOP

–25

+70

°C

TOKO 458PT-1556 used for above specifications. Typical insertion loss of 0.5 dB at 10 MHz.

Guaranteed by design and characterization to ±6 sigma for TA = 25°C.

Guaranteed by design and characterization to ±3 sigma for TA = 25°C.

Measured through a 1:1 transformer.

Specification is worst case over all gain codes.

VIN = 27.5 dBmV, QPSK modulation, 160 kSPS symbol rate.

LOGIC INPUTS (TTL-/CMOS-COMPATIBLE LOGIC)

DATEN, CLK, SDATA, TXEN, SLEEP, VCC = 3.3 V, unless otherwise noted.

Table 2.

Parameter

Min

Typ

Max

Unit

Logic 1 Voltage

2.1

3.3

Logic 0 Voltage

0.8

Logic 1 Current (VINH = 3.3 V), CLK, SDATA, DATEN

Logic 0 Current (VINL = 0 V), CLK, SDATA, DATEN

−600

−100

Logic 1 Current (VINH = 3.3 V), TXEN

190

µA

Logic 0 Current (VINL = 0 V), TXEN

−250

−30

µA

Logic 1 Current (VINH = 3.3 V), SLEEP

190

µA

Logic 0 Current (VINL = 0 V), SLEEP

−250

−30

µA

AD8324 Datasheet(PDF) 4 Page - Analog Devices

AD8324 Datasheet(HTML) 4 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

Datasheet Download

Link URL