UPD65 datasheet(3/64 Pages) NEC

3 / 64 page

µPD64A, 65

Data Sheet U14380EJ2V0DS00

BLOCK DIAGRAM

LIST OF FUNCTIONS

Item

ROM capacity

1002

× 10 bits

Mask ROM

One-time PROM

RAM capacity

× 4 bits

Stack

1 level (multiplexed with RF of RAM)

I/O pins

• Key input (KI): 4

• Key I/O (KI/O): 8

• Key extended input (S0, S1, S2): 3

• Remote control transmission display output (LED) : 1 (multiplexed with S1 pin)

Number of keys

• 32 keys

• 56 keys (when extended by key extension input)

Clock frequency

Ceramic oscillation

•fX = 2.4 to 8 MHz

•fX = 2.4 to 5.6 MHz

Instruction execution time

µs (fX = 4 MHz)

Carrier frequency

fX/8, fX/16, fX/64, fX/96, fX/128, fX/192, no carrier (high level)

Timer

9-bit programmable timer: 1 channel

POC circuit

Internal

Supply voltage

VDD = 2.0 to 3.6 V

Operating ambient temperature

TA = –40 to +85

°C

Package

20-pin plastic SSOP (300 mil)

KI0-KI3

KI/O0-KI/O7

S0, S1/LED, S2

PORT KI

PORT KI/O

PORT S

ROM

RAM

SYSTEM

CONTROL

CARRIER

GENERATOR

9-bit

TIMER

CPU

CORE

XIN

XOUT

VDD

GND

REM

S1/LED

µPD64A

µPD65

µPD6P5

2026

× 10 bits

UPD65 Datasheet(PDF) 3 Page - NEC

UPD65 Datasheet(HTML) 3 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Datasheet Download

Link URL