Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

M35B32 Datasheet(PDF) 17 Page - STMicroelectronics

Part # M35B32
Description  32 Kbit, 256-byte page, fast program EEPROM memory accessed by SPI bus interface
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M35B32 Datasheet(HTML) 17 Page - STMicroelectronics

Back Button M35B32 Datasheet HTML 13Page - STMicroelectronics M35B32 Datasheet HTML 14Page - STMicroelectronics M35B32 Datasheet HTML 15Page - STMicroelectronics M35B32 Datasheet HTML 16Page - STMicroelectronics M35B32 Datasheet HTML 17Page - STMicroelectronics M35B32 Datasheet HTML 18Page - STMicroelectronics M35B32 Datasheet HTML 19Page - STMicroelectronics M35B32 Datasheet HTML 20Page - STMicroelectronics M35B32 Datasheet HTML 21Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 44 page
background image
DocID18391 Rev 4
17/44
M35B32
Instructions
43
6.1
Write Enable (WREN)
The Write Enable (WREN) instruction (Figure 7) sets the Write Enable Latch (WEL) bit.
The Write Enable Latch (WEL) bit must be set prior to every Page Write (PW), Page
Program (PP), Page Erase (PE), and Sector Erase (SE) instruction.
The Write Enable (WREN) instruction is entered by driving Chip Select (S) low, sending the
instruction code, and then driving Chip Select (S) high.
Figure 7. Write Enable (WREN) instruction sequence
6.2
Write Disable (WRDI)
The Write Disable (WRDI) instruction (Figure 8) resets the Write Enable Latch (WEL) bit.
The Write Disable (WRDI) instruction is entered by driving Chip Select (S) low, sending the
instruction code, and then driving Chip Select (S) high.
The Write Enable Latch (WEL) bit is reset under the following conditions:
Power-up
Write Disable (WRDI) instruction completion
Page Write (PW) instruction completion
Page Program (PP) instruction completion
Page Erase (PE) instruction completion
Sector Erase (SE) instruction completion
Figure 8. Write Disable (WRDI) instruction sequence
C
D
AI02281E
S
Q
2
1
34567
High Impedance
0
Instruction
C
D
AI03750D
S
Q
2
1
34567
High Impedance
0
Instruction



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com