 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
SPEAR320S-2 Datasheet(PDF) 82 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPEAR320S-2 Datasheet(HTML) 82 Page - STMicroelectronics |
|
|
82 / 113 page  Timing requirements SPEAr320S 82/113 Doc ID 022508 Rev 2 5.5.2 DDR2/LPDDR write cycle timing characteristics Figure 11. DDR2/LPDDR write cycle waveform 5.5.3 DDR2/LPDDR command timing characteristics Figure 12. DDR2/LPDDR command waveform Table 54. DDR2/LPDDR write cycle timing requirements Symbol Description Min Max Unit tDQSS Positive DQS latching edge to associated CK edge -0.5 0.5 ns tDS DQ & DQM output setup time relative to DQS 0 0.25tCK – 0.76 tDH DQ & DQM output hold time relative to DQS 0 0.25tCK – 0.84 DDR_MEM_DQS_# DDR_MEM_DQ_# DDR_MEM_CLKP/ DDR_MEM_CLKN tDS tDH tDH tDS tDS tDH t DQSS Table 55. DDR2/LPDDR command timing requirements Symbol Description Min Max Unit tIS Address and control output setup time 0 0.5tCK – 0.5 ns tIH Address and control output hold time 0 0.5tCK – 0.59 tIS tIH CLK Address and commands |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
British ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
