Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

AD9993BBCZ Datasheet(PDF) 30 Page - Analog Devices

Part # AD9993BBCZ
Description  Integrated Mixed-Signal Front End (MxFE)
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9993BBCZ Datasheet(HTML) 30 Page - Analog Devices

Back Button AD9993BBCZ Datasheet HTML 26Page - Analog Devices AD9993BBCZ Datasheet HTML 27Page - Analog Devices AD9993BBCZ Datasheet HTML 28Page - Analog Devices AD9993BBCZ Datasheet HTML 29Page - Analog Devices AD9993BBCZ Datasheet HTML 30Page - Analog Devices AD9993BBCZ Datasheet HTML 31Page - Analog Devices AD9993BBCZ Datasheet HTML 32Page - Analog Devices AD9993BBCZ Datasheet HTML 33Page - Analog Devices AD9993BBCZ Datasheet HTML 34Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 56 page
background image
AD9993
Data Sheet
Rev. A | Page 30 of 56
REGISTER DESCRIPTIONS
SPI CONFIGURATION REGISTER
Address: 0x000, Reset: 0x18, Name: SPI_CONFIG
Table 11. Bit Descriptions for SPI_CONFIG
Bits
Bit Name
Description
Reset
Access
6
SPI_LSB_FIRST2
SPI least significant bit first.
0x0
RW
1 = least significant bit shifted first for all SPI operations. On multibyte SPI
operations, addressing increments automatically.
0 = most significant bit shifted first for all SPI operations. On multibyte SPI
operations, addressing decrements automatically.
This bit must be accessed with all devices enabled and is not reset by
setting the SPI_SOFT_RESET1 or SPI_SOFT_RESET2 bit.
5
SPI_SOFT_RESET2
Self Clearing Soft Reset 1. Reset the SPI registers (self clearing).
0x0
RW
This bit must be accessed with all devices enabled.
[4:3]
SPI_ADDR_MODE
13-bit addressing mode always enabled.
0x3
R
2
SPI_SOFT_RESET1
Self Clearing Soft Reset 1. Reset the SPI registers (self clearing).
0x0
RW
This bit must be accessed with all devices enabled.
1
SPI_LSB_FIRST1
SPI least significant bit first.
0x0
RW
1 = least significant bit shifted first for all SPI operations. On multibyte SPI
operations, addressing increments automatically.
0 = most significant bit shifted first for all SPI operations. On multibyte SPI
operations, addressing decrements automatically.
This bit must be accessed with all devices enabled and is not reset by
setting the SPI_SOFT_RESET1 or SPI_SOFT_RESET2 bit.
CHIP ID REGISTER
Address: 0x001, Reset: 0xB2, Name: CHIP_ID
Table 12. Bit Descriptions for CHIP_ID
Bits
Bit Name
Description
Reset
Access
[7:0]
CHIP_ID
Chip ID.
0xB2
R



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com