| Electronic Components Datasheet Search |
|
PC87373 Datasheet(PDF) 64 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87373 Datasheet(HTML) 64 Page - National Semiconductor (TI) |
|
64 / 174 page ![]() 3.0 Device Architecture and Configuration (Continued) 64 www.national.com Revision 1.1 3.14.3 GPIO Pin Select Register (GPSEL) This register selects the GPIO pin (port number and bit number) to be configured (i.e., which register is accessed via the GPIO pin configuration registers). GPSEL is reset to 00h. Power Well: VSB3 Location: Index F0h Type: R/W 3.14.4 GPIO Pin Configuration Register 1 (GPCFG1) This register reflects, for both read and write, the register currently selected by the GPIO Pin Select register. All of the GPIO pin configuration registers have a common bit structure, as shown below. An exception to this is GPIO14 pin of Port 1, which lacks the EVDBNC, EVPOL and EVTYPE bits (the bits are reserved). All of the GPCFG1 registers are reset to 00h. Power Well: VSB3 Location: Index F1h Type: Varies per bit Bit 76543210 Name Reserved PORTSEL Reserved PINSEL Reset 00000000 Bit Description 7-6 Reserved. 5-4 PORTSEL (Port Select). These bits select the GPIO port to be configured: 00: Port 0 (default) 01: Port 1 (all other values are reserved) 3 Reserved. 2-0 PINSEL (Pin Select). These bits select the GPIO pin of the selected port to be configured: 000: Pin 0 (default) 001-111: Binary value of pin numbers 1-7, respectively Bit 76543210 Name Reserved EVDBNC1 1. This bit is reserved for the GPIO14 pin in Port 1. EVPOL1 EVTYPE1 LOCKCFP PUPCTL OUTTYPE OUTENA Reset 00000000 Bit Type Description 7 − Reserved. 6 R/W or RO EVDBNC (Event Debounce Enable). This bit enables the debounce circuit in the event input path of the selected GPIO pin. The event is detected after a predetermined debouncing period (see Section 5.3 on page 75). 0: Disabled (default) 1: Enabled 5 R/W or RO EVPOL (Event Polarity). This bit defines the polarity of the wake-up signal that issues an event from the selected GPIO pin (see Section 5.3 on page 75). 0: Falling edge or low level input (default) 1: Rising edge or high level input |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |