PC87373 datasheet(77/174 Pages) NSC

77 / 174 page

5.0 General-Purpose Input/Output (GPIO) Ports (Continued)

www.national.com

Revision 1.1

5.4 GPIO PORT REGISTERS

The following abbreviations are used to indicate the Register Type:

R/W

= Read/Write.

= Read from register (data written to this address is sent to a different register).

= Write (see above).

= Read Only.

= Write Only. Reading from the bit returns 0.

R/W1C = Read/Write 1 to Clear. Writing 1 to a bit clears it to 0. Writing 0 has no effect.

R/W1S = Read/Write 1 to Set. Writing 1 to a bit sets its value to 1. Writing 0 has no effect.

5.4.1

GPIO Pin Configuration Registers Structure

For each GPIO Port, there is a group of eight identical sets of configuration registers. Each set is associated with one GPIO

pin. The entire group is mapped to the PnP configuration space. The mapping scheme is based on the GPSEL register (see

Section 3.14.3 on page 64), which functions as an index register for the pin, and the selected GPCFG1, GPEVR and GPCFG2

registers, which reflect the configuration of the currently selected pin (see Table 29). All of these registers are VSB3 powered.

5.4.2

GPIO Port Runtime Register Map

All of these registers are VSB3 powered.

Table 29. GPIO Conﬁguration Registers

Index

Conﬁguration Register or Action

Type

Power Well

Reset

F0h

GPIO Pin Select register (GPSEL)

R/W

VSB3

00h

F1h

GPIO Pin Conﬁguration register 1 (GPCFG1)

Varies per bit

VSB3

40h

F2h

GPIO Pin Event Routing register (GPEVR)

R/W or RO

VSB3

01h

F3h

GPIO Pin Conﬁguration register 2 (GPCFG2)

R/W or RO

VSB3

00h

F8h

GPIO Mode Select register (GPMODE)

R/W or RO

VSB3

01h

Table 30. GPIO Port Runtime Register Map

Offset

Mnemonic

Type

Power Well Reset

Section

SEPDIO1 =1

1. See Section 3.14.7 on page 66

SEPDIO = 0

Device speciﬁc2

2. The location of this register is deﬁned in Section 3.14.1 on page 62.

GPDO

GPIO Data Out

R/W

VSB3

FFh

5.4.3

Device speciﬁc2

GPDI

GPIO Data In

VSB3

−

5.4.4

Device speciﬁc2

GPEVEN

GPIO Event Enable

R/W

VSB3

00h

5.4.5

Device speciﬁc2

GPEVST

GPIO Event Status

R/W1C

VSB3

00h

5.4.6

Device speciﬁc2

GPDIO

GPIO Data In/Out

R/W

VSB3

FFh3

3. The data read from this register after reset is undeﬁned.

5.4.7

PC87373 Datasheet(PDF) 77 Page - National Semiconductor (TI)

PC87373 Datasheet(HTML) 77 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL