IOBUS0 datasheet(49/88 Pages) FTDI

49 / 88 page

C opyright © Future T ec hnology Devic es I nternational Limited

Datasheet

Vinculum-II Embedded Dual USB Host Controller IC

V ers ion 1 .7

Doc ument N o.: FT _000138 C learance N o.: FT DI# 1 43

The command and status formats for this mode can be seen in Figure 6.15 below with a description of

each field in Table 6.7.

Command:

Data:

Status:

Figure 6.15 VNC1L Compatible SPI Command and Status Structure

Field

Description

Start

Driven to ‘1’.

R/W

If set to ‘1’, the SPI Master wishes to read from the slave. If set to ‘0’, the SPI Master wishes to

write to the slave.

Addr

If set to ‘1’, a read operation will return the status byte in the data phase. A write will have no

effect.

If set to ‘0’, a read or a write will operate on the data register.

D7:D0

Data.

Status

When ‘0’ this means a read or write was successful. When ‘1’ it means a re ad contains old data,

or a write did not work and needs retried.

Table 6.7 SPI Command and Status Fields

6.3.6.1 SPI Setup Bit Encoding

The VNC1L compatible SPI interface differs from most other implementations in that it uses a 12 clock

sequence to transfer a single byte of data. In addition to a ‘Start’ state, the SPI master must send two

setup bits which indicate data direction and target address. The encoding of the setup bits is shown in

Table 6.8. A single data byte is transmitted in each SPI transaction, with the most significant bit

transmitted first.

After each transaction VNC2 returns a single status bit. This indicates if a Data Write was successful or a

Data Read was valid.

Direction

(R/W)

Target

Address

Operation

Meaning

Data Read

Retrieve byte from Transmit Buffer

Status Read

Read SPI Interface Status

Data Write

Add byte to Receive Buffer

N/A

Table 6.8 SPI Setup Bit Encoding

Start

R/W

Addr

Status

IOBUS0 Datasheet(PDF) 49 Page - Future Technology Devices International Ltd.

IOBUS0 Datasheet(HTML) 49 Page - Future Technology Devices International Ltd.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

Datasheet Download

Link URL