| Electronic Components Datasheet Search |
|
STGAP1S Datasheet(PDF) 56 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STGAP1S Datasheet(HTML) 56 Page - STMicroelectronics |
|
56 / 67 page ![]() Programming manual STGAP1S 56/67 DocID027190 Rev 3 The VLONth bits set the UVLO threshold on the negative power supply according to Table 40. Setting the parameter to zero disables the UVLO protection of the VL supply. The VHONth bits set the UVLO threshold on the positive power supply according to Table 41. Setting the parameter to zero disables the UVLO protection of the VH supply. 9.2.5 CFG5 register (isolated side) The CFG4 register has the structure of Table 42. Table 39. UVLO protection management UVLOlatch UVLO protection management 0 UVLO protection is not latched 1 UVLO protection is latched Table 40. VL negative supply voltage UVLO threshold VLONth [1 ... 0] Negative supply voltage UVLO threshold [V] 0 0 Disabled 01 -3 10 -5 11 -7 Table 41. VH positive supply voltage UVLO threshold VHONth [1 ... 0] Positive supply voltage UVLO threshold [V] 0 0 Disabled 01 10 10 12 11 14 Table 42. CFG5 register Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 2LTO_EN CLAMP_EN DESAT_EN SENSE_EN Default/reset 0 1 1 0 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |