Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

STM8S005C6 Datasheet(PDF) 19 Page - STMicroelectronics

Part # STM8S005C6
Description  Extended instruction set
PDF  97 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM8S005C6 Datasheet(HTML) 19 Page - STMicroelectronics

Back Button STM8S005C6 Datasheet HTML 15Page - STMicroelectronics STM8S005C6 Datasheet HTML 16Page - STMicroelectronics STM8S005C6 Datasheet HTML 17Page - STMicroelectronics STM8S005C6 Datasheet HTML 18Page - STMicroelectronics STM8S005C6 Datasheet HTML 19Page - STMicroelectronics STM8S005C6 Datasheet HTML 20Page - STMicroelectronics STM8S005C6 Datasheet HTML 21Page - STMicroelectronics STM8S005C6 Datasheet HTML 22Page - STMicroelectronics STM8S005C6 Datasheet HTML 23Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 97 page
background image
DocID022186 Rev 4
19/97
STM8S005C6 STM8S005K6
Product overview
25
4.14.1
UART2
Main features
1 Mbit/s full duplex SCI
SPI emulation
High precision baud rate generator
Smartcard emulation
IrDA SIR encoder decoder
LIN master mode
Single wire half duplex mode
Asynchronous communication (UART mode)
Full duplex communication - NRZ standard format (mark/space)
Programmable transmit and receive baud rates up to 1 Mbit/s (fCPU/16) and capable of
following any standard baud rate regardless of the input frequency
Separate enable bits for transmitter and receiver
Two receiver wakeup modes:
Address bit (MSB)
Idle line (interrupt)
Transmission error detection with interrupt generation
Parity control
Synchronous communication
Full duplex synchronous transfers
SPI master operation
8-bit data communication
Maximum speed: 1 Mbit/s at 16 MHz (fCPU/16)
LIN master mode
Emission: generates 13-bit synch. break frame
Reception: detects 11-bit break frame
LIN slave mode
Autonomous header handling - one-single interrupt per valid message header
Automatic baud rate synchronization - maximum tolerated initial clock deviation ± 15%
Synch. delimiter checking
11-bit LIN synch. break detection - break detection always active
Parity check on the LIN identifier field
LIN error management
Hot plugging support



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com