Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

WM8773 Datasheet(PDF) 23 Page - Wolfson Microelectronics plc

Part # WM8773
Description  24-bit, 96kHz ADC with 8 Channel I/P Multiplexer
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8773 Datasheet(HTML) 23 Page - Wolfson Microelectronics plc

Back Button WM8773 Datasheet HTML 19Page - Wolfson Microelectronics plc WM8773 Datasheet HTML 20Page - Wolfson Microelectronics plc WM8773 Datasheet HTML 21Page - Wolfson Microelectronics plc WM8773 Datasheet HTML 22Page - Wolfson Microelectronics plc WM8773 Datasheet HTML 23Page - Wolfson Microelectronics plc WM8773 Datasheet HTML 24Page - Wolfson Microelectronics plc WM8773 Datasheet HTML 25Page - Wolfson Microelectronics plc WM8773 Datasheet HTML 26Page - Wolfson Microelectronics plc WM8773 Datasheet HTML 27Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 29 page
background image
Product Preview
WM8773
PP Rev 1.0 June 2002
23
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
10100
Mute
5
RECEN
0
REC Output Enable
0 : REC output muted
1: REC output enabled
1:0
FMT[1:0]
10
Interface format select
00: right justified mode
01: left justified mode
10: I
2S mode
11: DSP mode
ADCLRC Polarity or DSP Early/Late mode select
2
LRP
0
Left Justified / Right Justified /
I
2S
0: Standard ADCLRC Polarity
1: Inverted ADCLRC Polarity
DSP Mode
0: Early DSP mode
1: Late DSP mode
3
BCP
0
BITCLK Polarity
0: Normal - ADCLRC sampled on rising edge of BCLK;
DOUT changes on falling edge of BCLK.
1: Inverted - ADCLRC sampled on falling edge of BCLK;
DOUT changes on rising edge of BCLK.
5:4
WL[1:0]
10
Input Word Length
00: 16-bit Mode
01: 20-bit Mode
10: 24-bit Mode
11: 32-bit Mode (not supported in right justified mode)
10110
Interface
Control
8
ADCHPD
0
ADC Highpass Filter Disable:
0: Highpass Filter enabled
1: Highpass Filter disabled
2:0
ADCRATE[2:0]
010
Master Mode MCLK:ADCLRC ratio select:
010: 256fs
011: 384fs
100: 512fs
3
ADCOSR
0
ADC oversample rate select
0: 128x oversampling
1: 64x oversampling
10111
Master Mode
control
8
MS
0
Maser/Slave interface mode select
0: Slave Mode – ADCLRC and BCLK are inputs
1: Master Mode – ADCLRC and BCLK are outputs
0
PWDN
0
Chip Powerdown Control (works in together with ADCD)
0: All circuits running, outputs are active
1: All circuits in power save mode, outputs muted
11000
Powerdown
Control
1
ADCD
1
ADC powerdown:
0: ADC enabled
1: ADC disabled
4:0
LAG[4:0]
01100
(0dB)
Attenuation data for left channel ADC gain in 1dB steps
5
MUTE
0
Mute for Left channel ADC:
0: Mute off
1: Mute on
6
LRBOTH
0
Setting LRBOTH will write the same gain value to LAG[4:0] and
RAG[4:0]
11001
Attenuation
ADCL
7
ADCMUTE
0
Mute for Left and Right channel ADC:
0: Mute off
1: Mute on



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com