Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

Preview PDF HTML

WM9705 Datasheet(PDF) 13 Page - Wolfson Microelectronics plc

Part # WM9705
Description  Multimedia AC97 CODEC with Integrated Touch Screen Controller
PDF  55 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM9705 Datasheet(HTML) 13 Page - Wolfson Microelectronics plc

Back Button WM9705 Datasheet HTML 9Page - Wolfson Microelectronics plc WM9705 Datasheet HTML 10Page - Wolfson Microelectronics plc WM9705 Datasheet HTML 11Page - Wolfson Microelectronics plc WM9705 Datasheet HTML 12Page - Wolfson Microelectronics plc WM9705 Datasheet HTML 13Page - Wolfson Microelectronics plc WM9705 Datasheet HTML 14Page - Wolfson Microelectronics plc WM9705 Datasheet HTML 15Page - Wolfson Microelectronics plc WM9705 Datasheet HTML 16Page - Wolfson Microelectronics plc WM9705 Datasheet HTML 17Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 55 page
background image
WM9705
Production Data
w
PD Rev 4.0 December 2003
13
DETAILED TIMING DIAGRAMS
Test Characteristics:
AVDD = 3.3V, DVDD = 3.3V, AGND = 0V …………..TA = 0
oC to +70oC, unless otherwise stated.
All measurements are taken at 10% to 90% DVDD, unless otherwise stated. All the following timing information is guaranteed,
not tested.
AC-LINK LOW POWER MODE
SYNC
BITCLK
SDATAOUT
WRITE
TO 0X20
DATA PR4
DON'T
CARE
SDATAIN
SLOT 1
SLOT 2
t
S2_PDOWN
Figure 4 AC-Link Powerdown Timing
PARAMETER
SYMBOL
MIN
TYP
MAX
UNIT
End of slot 2 to BITCLK SDATAIN
low
tS2_PDOWN
1.0
µs
COLD RESET
RESETB
BITCLK
t
RST_LOW
t
RST2CLK
Figure 5 Cold Reset Timing
Note:
For correct operation SDATAOUT and SYNC must be held LOW for entire RESETB active low
period otherwise the device may enter test mode. See AC’97 specification or Wolfson
applications note WAN104 for more details.
PARAMETER
SYMBOL
MIN
TYP
MAX
UNIT
RESETB active low pulse width
tRST_LOW
1.0
µs
RESETB inactive to BITCLK
startup delay
tRST2CLK
162.8
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com