Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

LTC2439-1IGN Datasheet(PDF) 5 Page - Linear Technology

Part # LTC2439-1IGN
Description  8-/16-Channel 16-Bit No Latency Delta-Sigma ADC
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTC2439-1IGN Datasheet(HTML) 5 Page - Linear Technology

  LTC2439-1IGN Datasheet HTML 1Page - Linear Technology LTC2439-1IGN Datasheet HTML 2Page - Linear Technology LTC2439-1IGN Datasheet HTML 3Page - Linear Technology LTC2439-1IGN Datasheet HTML 4Page - Linear Technology LTC2439-1IGN Datasheet HTML 5Page - Linear Technology LTC2439-1IGN Datasheet HTML 6Page - Linear Technology LTC2439-1IGN Datasheet HTML 7Page - Linear Technology LTC2439-1IGN Datasheet HTML 8Page - Linear Technology LTC2439-1IGN Datasheet HTML 9Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 28 page
background image
LTC2439-1
5
24391f
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
fEOSC
External Oscillator Frequency Range
q
2.56
2000
kHz
tHEO
External Oscillator High Period
q
0.25
390
µs
tLEO
External Oscillator Low Period
q
0.25
390
µs
tCONV
Conversion Time
FO = 0V
q
143.8
146.7
149.6
ms
External Oscillator (Note 10)
q
20510/fEOSC (in kHz)
ms
fISCK
Internal SCK Frequency
Internal Oscillator (Note 9)
17.5
kHz
External Oscillator (Notes 9, 10)
fEOSC/8
kHz
DISCK
Internal SCK Duty Cycle
(Note 9)
q
45
55
%
fESCK
External SCK Frequency Range
(Note 8)
q
2000
kHz
tLESCK
External SCK Low Period
(Note 8)
q
250
ns
tHESCK
External SCK High Period
(Note 8)
q
250
ns
tDOUT_ISCK
Internal SCK 19-Bit Data Output Time
Internal Oscillator (Notes 9, 11)
q
1.06
1.09
1.11
ms
External Oscillator (Notes 9, 10)
q
152/fEOSC (in kHz)
ms
tDOUT_ESCK
External SCK 19-Bit Data Output Time
(Note 7)
q
19/fESCK (in kHz)
ms
t1
CS
↓ to SDO Low
q
0
200
ns
t2
CS
↑ to SDO High Z
q
0
200
ns
t3
CS
↓ to SCK ↓
(Note 9)
q
0
200
ns
t4
CS
↓ to SCK ↑
(Note 8)
q
50
ns
tKQMAX
SCK
↓ to SDO Valid
q
220
ns
tKQMIN
SDO Hold After SCK
(Note 5)
q
15
ns
t5
SCK Set-Up Before CS
q
50
ns
t6
SCK Hold After CS
q
50
ns
t7
SDI Setup Before SCK
(Note 5)
q
100
ns
t8
SDI Hold After SCK
(Note 5)
q
100
ns
The q denotes specifications which apply over the full operating temperature
range, otherwise specifications are at TA = 25°C. (Note 3)
TI I G CHARACTERISTICS
Note 1: Absolute Maximum Ratings are those values beyond which the
life of the device may be impaired.
Note 2: All voltage values are with respect to GND.
Note 3: VCC = 2.7V to 5.5V unless otherwise specified.
VREF = REF+ – REF, VREFCM = (REF+ + REF)/2; VIN = IN+ – IN,
VINCM = (IN
+ + IN)/2, IN+ and INare defined as the selected positive
and negative input respectively.
Note 4: FO pin tied to GND or to VCC or to external conversion clock
source with fEOSC = 153600Hz unless otherwise specified.
Note 5: Guaranteed by design, not subject to test.
Note 6: Integral nonlinearity is defined as the deviation of a code from
a precise analog input voltage. Maximum specifications are limited by
the LSB step size (VREF/216) and the single shot measurement. Typical
specifications are measured from the center of the quantization band.
Note 7: FO = GND (internal oscillator) or fEOSC = 139800Hz ±2%
(external oscillator).
Note 8: The converter is in external SCK mode of operation such that
the SCK pin is used as digital input. The frequency of the clock signal
driving SCK during the data output is fESCK and is expressed in kHz.
Note 9: The converter is in internal SCK mode of operation such that
the SCK pin is used as digital output. In this mode of operation the
SCK pin has a total equivalent load capacitance CLOAD = 20pF.
Note 10: The external oscillator is connected to the FO pin. The external
oscillator frequency, fEOSC, is expressed in kHz.
Note 11: The converter uses the internal oscillator.
FO = 0V or FO = VCC.
Note 12: 1
µV RMS noise is independent of VREF. Since the noise
performance is limited by the quantization, lowering VREF improves the
effective resolution.
Note 13: Guaranteed by design and test correlation.
Note 14: The low sleep mode current is valid only when CS is high.
Note 15: These parameters are guaranteed by design over the full
supply and temperature range. Automated testing proceedures are
limited by the LSB Step Size (VREF/216).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com