Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

STM8S Datasheet(PDF) 233 Page - STMicroelectronics

Part # STM8S
Description  STM8S Series and STM8AF Series 8-bit microcontrollers
PDF  467 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM8S Datasheet(HTML) 233 Page - STMicroelectronics

Back Button STM8S Datasheet HTML 229Page - STMicroelectronics STM8S Datasheet HTML 230Page - STMicroelectronics STM8S Datasheet HTML 231Page - STMicroelectronics STM8S Datasheet HTML 232Page - STMicroelectronics STM8S Datasheet HTML 233Page - STMicroelectronics STM8S Datasheet HTML 234Page - STMicroelectronics STM8S Datasheet HTML 235Page - STMicroelectronics STM8S Datasheet HTML 236Page - STMicroelectronics STM8S Datasheet HTML 237Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 233 / 467 page
background image
DocID14587 Rev 14
233/467
RM0016
16-bit general purpose timers (TIM2, TIM3, TIM5)
261
18.6.5
Status register 1 (TIMx_SR1)
Address offset: 0x02 or 0x04 (TIM2), 0x02 (TIM3), 0x04 (TIM5); for TIM2 address see
Section
Reset value: 0x00
7
654
3210
Reserved
TIF
Reserved
CC3IF
CC2IF
CC1IF
UIF
r
rc_w0
r
rc_w0
rc_w0
rc_w0
rc_w0
Bit 7 Reserved
Bit 6 TIF: Trigger interrupt flag
This flag is set by hardware on a trigger event (active edge is detected on TRGI signal and both
edges are detected when gated mode is selected). It is cleared by software.
0: No trigger event has occurred
1: Trigger interrupt pending
Note: In TIM2/TIM3 this bit is reserved.
Bits 5:4 Reserved, must be kept cleared
BIt 3 CC3IF: Capture/compare 3 interrupt flag
Refer to CC1IF description.
Bit 2 CC2IF: Capture/compare 2 interrupt flag
Refer to CC1IF description.
Bit 1 CC1IF: Capture/compare 1 interrupt flag
If channel CC1 is configured as output:
This flag is set by hardware when the counter matches the compare value. It is cleared by software.
0: No match
1: The content of the counter TIMx_CNT has matched the content of the TIMx_CCR1 register
If channel CC1 is configured as input:
This bit is set by hardware on a capture. It is cleared by software or by reading the TIMx_CCR1L
register.
0: No input capture has occurred
1: The counter value has been captured in TIMx_CCR1 register (an edge has been detected on IC1
which matches the selected polarity).
Bit 0 UIF: Update interrupt flag
This bit is set by hardware on an update event. It is cleared by software.
0: No update has occurred
1: Update interrupt pending. This bit is set by hardware when the registers are updated:
– At overflow if UDIS = 0 in the TIMx_CR1 register
– When CNT is re-initialized by software using the UG bit in TIMx_EGR register, if URS = 0 and
UDIS = 0 in the TIMx_CR1 register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com