| Electronic Components Datasheet Search |
|
AGLP030 Datasheet(PDF) 71 Page - Actel Corporation |
|
|
|||||||||||||||||||||||||||||
AGLP030 Datasheet(HTML) 71 Page - Actel Corporation |
|
71 / 128 page ![]() IGLOO PLUS Low Power Flash FPGAs Re vi s i on 11 2 - 57 Global Resource Characteristics AGLP125 Clock Tree Topology Clock delays are device-specific. Figure 2-21 is an example of a global tree used for clock routing. The global tree presented in Figure 2-21 is driven by a CCC located on the west side of the AGLP125 device. It is used to drive all D-flip-flops in the device. Figure 2-21 • Example of Global Tree Use in an AGLP125 Device for Clock Routing Central Global Rib VersaTile Rows Global Spine CCC |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |