PSD813F1AV-12MIT datasheet(55/110 Pages) STMICROELECTRONICS

55 / 110 page

55/110

PSD813F1V

Table 20. Port Operating Mode Settings

Note: 1. N/A = Not Applicable

2. The direction of the Port A,B,C, and D pins are controlled by the Direction Register ORed with the individual output enable product

term (.oe) from the CPLD AND Array.

3. Any of these three methods enables the JTAG pins on Port C.

Table 21. I/O Port Latched Address Output Assignments

Note: 1. N/A = Not Applicable.

Mode

Defined in

PSDabel

Defined in PSD

Configuration

Control

Setting

Direction

Setting

JTAG Enable

MCU I/O

Declare pins only

N/A1

1 = output,

0 = input

(Note 2)

N/A

PLD I/O

Logic equations

N/A

(Note 2)

N/A

Data Port (Port A)

N/A

Specify bus type

N/A

Address Out (Port A,B) Declare pins only

N/A

1 (Note 2)

N/A

Address In

(Port A,B,C,D)

Logic equation for

Input Macrocells

N/A

Peripheral I/O

(Port A)

Logic equations

(PSEL0 & 1)

N/A

PIO bit = 1 N/A

JTAG ISP (Note 3)

JTAGSEL

JTAG Configuration N/A

N/A

JTAG_Enable

MCU

Port A (PA3-PA0)

Port A (PA7-PA4)

Port B (PB3-PB0)

Port B (PB7-PB4)

8051XA (8-Bit)

N/A1

Address a7-a4

Address A11-A8

N/A

80C251

(Page Mode)

N/A

Address A11-A8

Address A15-A12

All Other

8-Bit Multiplexed

Address A3-A0

Address A7-A4

Address A3-A0

Address A7-A4

8-Bit

Non-Multiplexed Bus

N/A

Address A3-A0

Address A7-A4

PSD813F1AV-12MIT Datasheet(PDF) 55 Page - STMicroelectronics

PSD813F1AV-12MIT Datasheet(HTML) 55 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL