ST25R3918 datasheet(42/141 Pages) STMICROELECTRONICS

42 / 141 page

Application information

ST25R3918

42/141

DS13490 Rev 2

4.3

Communication with an external microcontroller

The ST25R3918 communicates with a microcontroller either via an SPI interface or via an

I2C interface. On both interfaces the ST25R3918 acts as a slave device, relying on the

microcontroller to initiate all communication. To notify the microcontroller of completed

commands or external events (e.g. peer device field on) the ST25R3918 signals an interrupt

on the IRQ pin. The ST25R3918 can also provide a configurable clock signal to the

microcontroller on the MCU_CLK pin.

4.3.1

Interrupt interface

There are four interrupt registers implemented in the ST25R3918:



Main interrupt register



Timer and NFC interrupt register



Error and wake-up interrupt register



Passive target interrupt register

When an interrupt condition is met the source of interrupt bit is set and the IRQ pin

transitions to high. The microcontroller then reads the Main interrupt register to distinguish

between different interrupt sources. After a particular interrupt register is read, its content is

reset to 0.

The IRQ pin transitions to low after the interrupt bit(s) that caused its transition to high has

(have) been read.

Note:

There may be more than one interrupt bit set if the microcontroller does not immediately

read the interrupt registers after the IRQ signal is set and another event causing an interrupt

occurs. In this case the IRQ pin transitions to low after the last bit causing interrupt is read.

Note:

It is recommended to set a safety timer on the host to cover the transceive window.

If an interrupt from a certain source is not required it can be disabled by setting the

corresponding bit in the Mask interrupt registers. In case of masking a certain interrupt

source the IRQ line is not set high, but the interrupt status bit is still set in IRQ status

registers.

Reading the IRQ status registers presents and clears also the masked interrupt bits.

If some interrupts are masked, and set to 1 because of an IRQ event, and later on one of

them unmasks the IRQ status bit that is already set, the IRQ line is immediately set to high.

This notifies the host system that there are some interrupt events not yet read out.

IRQ line and IRQ status bits are cleared at:



Set default



Reading the IRQ status



Stop all activities



Clear FIFO.

Table 7. IRQ output

Name

Signal

Level

Description

IRQ

Digital output

CMOS

Interrupt output pin

ST25R3918 Datasheet(PDF) 42 Page - STMicroelectronics

ST25R3918 Datasheet(HTML) 42 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL