STLC3055N datasheet(10/25 Pages) STMICROELECTRONICS

10 / 25 page

STLC3055N

10/25

3REN with a ring frequency fr=25Hz (1REN = 1800

Ω + 1.0µF, European standard).

In order to drive up to 5REN (1REN= 6930

Ω + 8µF, US standard) it is necessary to modify the external

components as follows:

CREV = 15nF

RD = 2.2K

Ω

Rsense = 100m

Ω

3.3 Layout Recommendation

A properly designed PCB layout is a basic issue to guarantee a correct behaviour and good noise perfor-

mances. Noise sources can be identified in not enough good grounds, not enough low impedance sup-

plies and parasitic coupling between PCB tracks and high impedance pins of the device.

Particular care must be taken on the ground connection and in this case the star configuration allows sure-

ly to avoid possible problems (see Application Diagram Figg. 9 and 10).

The ground of the power supply (VPOS) has to be connected to the center of the star, let’s call this point

Supply GND. This point should show a resistance as low as possible, that means it should be a ground

plane.

In particular to avoid noise problems the layout should prevent any coupling between the DC/DC convert-

er components that are referred to PGND (CVPOS, CD, L) and analog pins that are referred to AGND (ex:

RD, IREF, RTH, RLIM, VF). AGND and BGND must be shorter together. The GND connection of protec-

tion components have to be connected to the Supply GDND.

As a first reccomendation the components CV, L, D1, CVPOS, RSENSE should be kept as close as pos-

sible to each other and isolated from the other components.

Additional improvements can be obtained:

■ decoupling the center of the star from the analog ground of STLC3055N using small chokes.

■ adding a capacitor in the range of 100nF between VPOS and AGND in order to filter the switch

frequency on VPOS.

3.4 External Components List

In order to properly define the external components value the following system parameters have to be de-

fined:

■ The AC input impedance shown by the SLIC at the line terminals "Zs" to which the return loss

measurement is referred. It can be real (typ. 600

Ω) or complex.

■ The AC balance impedance, it is the equivalent impedance of the line "Zl" used for evaluation of the

trans-hybrid loss performances (2/4 wire conversion). It is usually a complex impedance.

■ The value of the two protection resistors Rp in series with the line termination. The line impedance at

the TTX frequency "Zlttx".

■ The metering pulse level amplitude measured at line termination "VLOTTX". In case of low order

filtering, VLOTTX represents the amplitude (Vrms) of the fundamental frequency component. (typ 12 or

16KHz).

■ Pulse metering envelope rise and decay time constant "

τ".

■ The slope of the ringing waveform "

∆VTR/∆T ".

■ The value of the constant current limit current "Ilim".

■ The value of the off-hook current threshold "ITH".

■ The value of the ring trip rectified average threshold current "IRTH".

■ The value of the required self generated negative battery "VBATR" in ring mode (max value is 70V).

This value can be obtained from the desired ring peak level + 5V.

■ The value of the maximum current peak sunk from Vpos "IPK".

STLC3055N Datasheet(PDF) 10 Page - STMicroelectronics

STLC3055N Datasheet(HTML) 10 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25

Datasheet Download

Link URL