| Electronic Components Datasheet Search |
|
74AUP1G373 Datasheet(PDF) 2 Page - Nexperia B.V. All rights reserved |
|
|
|||||||||||||||||||||||||||||
74AUP1G373 Datasheet(HTML) 2 Page - Nexperia B.V. All rights reserved |
|
2 / 20 page ![]() Nexperia 74AUP1G373 Low-power D-type transparent latch; 3-state 4. Marking Table 2. Marking Type number Marking code [1] 74AUP1G373GW aW 74AUP1G373GM aW 74AUP1G373GN aW 74AUP1G373GS aW [1] The pin 1 indicator is located on the lower left corner of the device, below the marking code. 5. Functional diagram 001aae247 D LE Q OE 4 1 6 3 Fig. 1. Logic symbol 001aae248 C1 EN 4 6 1 3 Fig. 2. IEC logic symbol 001aae249 D Q LE LE OE LE D Q Fig. 3. Logic diagram 6. Pinning information 6.1. Pinning 74AUP1G373 LE OE GND D Q 001aae250 1 2 3 6 VCC 5 4 Fig. 4. Pin configuration SOT363-2 (TSSOP6) 74AUP1G373 GND 001aae251 LE D VCC OE Q Transparent top view 2 3 1 5 4 6 Fig. 5. Pin configuration SOT886 (XSON6) 74AUP1G373 GND 001aae252 LE D VCC OE Q Transparent top view 2 3 1 5 4 6 Fig. 6. Pin configuration SOT1115 and SOT1202 (XSON6) 74AUP1G373 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2022. All rights reserved Product data sheet Rev. 9 — 20 January 2022 2 / 20 |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |