Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

AT89C51CC02CA-RATUM Datasheet(PDF) 121 Page - ATMEL Corporation

Part # AT89C51CC02CA-RATUM
Description  Enhanced 8-bit Microcontroller with CAN Controller and Flash
PDF  156 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT89C51CC02CA-RATUM Datasheet(HTML) 121 Page - ATMEL Corporation

Back Button AT89C51CC02CA-RATUM Datasheet HTML 117Page - ATMEL Corporation AT89C51CC02CA-RATUM Datasheet HTML 118Page - ATMEL Corporation AT89C51CC02CA-RATUM Datasheet HTML 119Page - ATMEL Corporation AT89C51CC02CA-RATUM Datasheet HTML 120Page - ATMEL Corporation AT89C51CC02CA-RATUM Datasheet HTML 121Page - ATMEL Corporation AT89C51CC02CA-RATUM Datasheet HTML 122Page - ATMEL Corporation AT89C51CC02CA-RATUM Datasheet HTML 123Page - ATMEL Corporation AT89C51CC02CA-RATUM Datasheet HTML 124Page - ATMEL Corporation AT89C51CC02CA-RATUM Datasheet HTML 125Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 121 / 156 page
background image
121
AT/T89C51CC02
4126J–CAN–05/06
PCA Registers
Table 95. CMOD Register
CMOD (S:D9h)
PCA Counter Mode Register
Reset Value = 0XXX X000b
76
54
32
1
0
CIDL
-
-
-
-
CPS1
CPS0
ECF
Bit Number
Bit
Mnemonic
Description
7CIDL
PCA Counter Idle Control bit
Clear to let the PCA run during Idle mode.
Set to stop the PCA when Idle mode is invoked.
6-
Reserved
The value read from this bit is indeterminate. Do not set this bit.
5-
Reserved
The value read from this bit is indeterminate. Do not set this bit.
4-
Reserved
The value read from this bit is indeterminate. Do not set this bit.
3-
Reserved
The value read from this bit is indeterminate. Do not set this bit.
2-1
CPS1:0
EWC Count Pulse Select bits
CPS1 CPS0
Clock source
0
0
Internal Clock, FPca/6
0
1
Internal Clock, FPca/2
1
0
Timer 0 overflow
1
1
External clock at ECI/P1.2 pin (Max. Rate = FPca/4)
0ECF
Enable PCA Counter Overflow Interrupt bit
Clear to disable CF bit in CCON register to generate an interrupt.
Set to enable CF bit in CCON register to generate an interrupt.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com