AT89C5132-ROTIL datasheet(123/181 Pages) ATMEL

123 / 181 page

123

4173D–USB–02/06

AT89C5132

AT89C5132 captures data from the SI line while the selected slave captures data from the SO

line.

For simplicity, the following figures depict the SPI waveforms in idealized form and do not pro-

vide precise timing information. For timing parameters refer to the Section “AC Characteristics”.

Note:

1. When the peripheral is disabled (SPEN = 0), default SCK line is high level.

Figure 19-5. Data Transmission Format (CPHA = 0)

Figure 19-6. Data Transmission Format (CPHA = 1)

19.1.5

SS Management

Figure 19-5 shows an SPI transmission with CPHA = 0, where the first SCK edge is the MSB

capture point. Therefore the slave starts to output its MSB as soon as it is selected: SS asserted

to low level. SS must then be deasserted between each byte transmission (see Figure 19-7).

SPDAT must be loaded with data before SS is asserted again.

MSB

bit 1

LSB

bit 2

bit 4

bit 3

bit 6

bit 5

bit 1

bit 2

bit 4

bit 3

bit 6

bit 5

MSB

LSB

MOSI (from Master)

MISO (from Slave)

SCK (CPOL = 1)

SCK (CPOL = 0)

SPEN (Internal)

SCK Cycle Number

SS (to Slave)

to Capture Point

MSB

bit 1

LSB

bit 2

bit 4

bit 3

bit 6

bit 5

bit 1

bit 2

bit 4

bit 3

bit 6

bit 5

MSB

LSB

MOSI (from Master)

MISO (from Slave)

SCK (CPOL = 1)

SCK (CPOL = 0)

SPEN (Internal)

SCK Cycle Number

SS (to Slave)

Capture Point

AT89C5132-ROTIL Datasheet(PDF) 123 Page - ATMEL Corporation

AT89C5132-ROTIL Datasheet(HTML) 123 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL