 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AT89C5132-ROTUL Datasheet(PDF) 14 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT89C5132-ROTUL Datasheet(HTML) 14 Page - ATMEL Corporation |
|
|
14 / 181 page  14 4173D–USB–02/06 AT89C5132 Figure 6-4. PLL Block Diagram and Symbol Figure 6-5. PLL Filter Connection 6.3.2 PLL Programming The PLL is programmed using the flow shown in Figure 6-6. As soon as clock generation is enabled, the user must wait until the lock indicator is set to ensure the clock output is stable. The PLL clock frequency will depend on the audio interface clock frequencies. Figure 6-6. PLL Programming Flow 6.4 Registers Table 1. CKCON Register PLLEN PLLCON.1 N6:0 N divider R divider VCO PLLclk OSCclk R 1 + () × N1 + ----------------------------------------------- = OSC CLOCK PFLD PLOCK PLLCON.0 PFILT CHP Vref Up Down R9:0 PLL CLOCK PLL Clock Symbol PLL Clock V SS PFILT R C1 C2 V SS PLL Programming Configure Dividers N6:0 = xxxxxxb R9:0 = xxxxxxxxxxb Enable PLL PLLRES = 0 PLLEN = 1 PLL Locked? PLOCK = 1? |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
British ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
