Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

CS8420-CSZ Datasheet(PDF) 9 Page - Cirrus Logic

Part # CS8420-CSZ
Description  DIGITAL AUDIO SAMPLE RATE CONVERTER
PDF  94 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS8420-CSZ Datasheet(HTML) 9 Page - Cirrus Logic

Back Button CS8420-CSZ Datasheet HTML 5Page - Cirrus Logic CS8420-CSZ Datasheet HTML 6Page - Cirrus Logic CS8420-CSZ Datasheet HTML 7Page - Cirrus Logic CS8420-CSZ Datasheet HTML 8Page - Cirrus Logic CS8420-CSZ Datasheet HTML 9Page - Cirrus Logic CS8420-CSZ Datasheet HTML 10Page - Cirrus Logic CS8420-CSZ Datasheet HTML 11Page - Cirrus Logic CS8420-CSZ Datasheet HTML 12Page - Cirrus Logic CS8420-CSZ Datasheet HTML 13Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 94 page
background image
DS245F4
9
CS8420
SWITCHING CHARACTERISTICS - SERIAL AUDIO PORTS
Inputs: Logic 0 = 0 V, Logic 1 = VD+; CL = 20 pF.
7.
The active edges of ISCLK and OSCLK are programmable.
8.
When OSCLK, OLRCK, ISCLK, and ILRCK are derived from OMCK they are clocked from its rising edge.
When these signals are derived from RMCK, they are clocked from its falling edge.
9.
The polarity of ILRCK and OLRCK is programmable.
10. No more than 128 SCLK per frame.
11. This delay is to prevent the previous I/OSCLK edge from being interpreted as the first one after I/OLRCK
has changed.
12. This setup time ensures that this I/OSCLK edge is interpreted as the first one after I/OLRCK has changed.
Parameter
Symbol
Min
Typ
Max
Units
OSCLK Active Edge to SDOUT Output Valid
(Note 7)
tdpd
-
-
25
ns
SDIN Setup Time Before ISCLK Active Edge
(Note 7)
tds
20
-
-
ns
SDIN Hold Time After ISCLK Active Edge
(Note 7)
tdh
20
-
-
ns
Master Mode
O/RMCK to I/OSCLK active edge delay
(Note 7, 8)
tsmd
0
-
16
ns
O/RMCK to I/OLRCK delay
(Note 9)
tlmd
0
-
17
ns
I/OSCLK and I/OLRCK Duty Cycle
-
50
-
%
Slave Mode
I/OSCLK Period
(Note 10)
tsckw
36
-
-
ns
I/OSCLK Input Low Width
tsckl
14
-
-
ns
I/OSCLK Input High Width
tsckh
14
-
-
ns
I/OSCLK Active Edge to I/OLRCK Edge
(Note 7, 9, 11)
tlrckd
20
-
-
ns
I/OLRCK Edge Setup Before I/OSCLK Active Edge
(Note 7, 9, 12)
tlrcks
20
-
-
ns
t
ILRCK
OLRCK
(input)
ISCLK
OSCLK
(input)
SDIN
SDOUT
t lrckd
lrcks
t sckh
tsckw
t sckl
tdpd
dh
t
ds
t
t
sm d
t
lm d
H ardware M ode
Softw are M ode
ISC LK
OSCLK
(output)
ILRCK
O LRCK
(output)
RM CK
(output)
RM CK
(output)
OM CK
(input)
Figure 1. Audio Port Master Mode Timing
Figure 2. Audio Port Slave Mode and Data Input Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com