 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
CS8420-CSZ Datasheet(PDF) 11 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS8420-CSZ Datasheet(HTML) 11 Page - Cirrus Logic |
|
|
11 / 94 page  DS245F4 11 CS8420 SWITCHING CHARACTERISTICS - CONTROL PORT - I²C® MODE Inputs: Logic 0 = 0 V, Logic 1 = VD+; CL = 20 pF. 16. Data must be held for sufficient time to bridge the 25 ns transition time of SCL. Parameter Symbol Min Typ Max Units SCL Clock Frequency fscl - - 100 kHz Bus Free Time Between Transmissions tbuf 4.7 - - μs Start Condition Hold Time (prior to first clock pulse) thdst 4.0 - - μs Clock Low Time tlow 4.7 - - μs Clock High Time thigh 4.0 - - μs Setup Time for Repeated Start Condition tsust 4.7 - - μs SDA Hold Time from SCL Falling (Note 16) thdd 0- - μs SDA Setup Time to SCL Rising tsud 250 - - ns Rise Time of Both SDA and SCL Lines tr - - 25 ns Fall Time of Both SDA and SCL Lines tf - - 25 ns Setup Time for Stop Condition tsusp 4.7 - - μs t buf t hdst t hdst t low t r t f t hdd t high t sud t sust t susp Stop Start Start Stop Repeated SDA SCL Figure 4. I²C Mode Timing |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
British ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
